Patents Assigned to Hyundai Electronics America, Inc.
-
Publication number: 20040041200Abstract: A flash memory device includes a substrate having first and second wells. The first well is defined within the second well. A plurality of trenches defines the substrate into a plurality of sub-columnar active regions. The trenches is formed within the first well and extends into the second well. A plurality of flash memory cells are formed on each of the sub-columnar active regions.Type: ApplicationFiled: February 6, 2003Publication date: March 4, 2004Applicant: Hyundai Electronics America, Inc., a California corporationInventor: Sukyoon Yoon
-
Patent number: 6605499Abstract: The invention concerns integrated circuits in which a MACRO is embedded in a standard cell array. One level of metal is devoted exclusively to non-local interconnect, and a layer of polysilicon is devoted to local interconnect, thereby saving significant space.Type: GrantFiled: November 1, 2000Date of Patent: August 12, 2003Assignee: Hyundai Electronics America, Inc.Inventor: Harold S. Crafts
-
Patent number: 6522005Abstract: A low dielectric material is applied, as by spinning on, over the passivation layer of a semiconductor chip to fill the gaps which may exist between the top layer metal lines, and thereby minimize the possibility of cross talk which might otherwise be present between those lines.Type: GrantFiled: July 18, 2000Date of Patent: February 18, 2003Assignee: Hyundai Electronics America Inc.Inventors: Derryl D. J. Allman, Kenneth P. Fuchs, Gayle W. Miller, Samuel C. Gioia
-
Patent number: 6522006Abstract: A low dielectric material is applied, as by spinning on, over the passivation layer of a semiconductor chip to fill the gaps which may exist between the top layer metal lines, and thereby minimize the possibility of cross talk which might otherwise be present between those lines.Type: GrantFiled: October 23, 2000Date of Patent: February 18, 2003Assignee: Hyundai Electronics America Inc.Inventors: Derryl D. J. Allman, Kenneth P. Fuchs, Gayle W. Miller, Samuel C. Gioia
-
Patent number: 6509927Abstract: An image sensor having an integrated address controller for use in an electronic camera. Providing both functions on a single integrated circuit reduces the number of external pins and external circuitry required to process an image. The integrated address controller also provides several addressing modes allowing for programmable format data transfer from the image sensor. This integrated controller not only allows addressing the sensor array in a raster scan, but it also allows other addressing modes including block addressing (useful for block based compression methods like JPEG, MPEG or H.261) and region addressing (by which one could implement pan and tilt functions). Thus, this sensor and address controller combination provides data in the format required for higher level functions, as opposed to forcing the user to convert raster scan to an appropriate format using complicated external circuitry.Type: GrantFiled: December 16, 1994Date of Patent: January 21, 2003Assignee: Hyundai Electronics America Inc.Inventors: James S. Prater, Kevin G. Christian
-
Patent number: 6504250Abstract: A low dielectric material is applied, as by spinning on, over the passivation layer of a semiconductor chip to fill the gaps which may exist between the top layer metal lines, and thereby minimize the possibility of cross talk which might otherwise be present between those lines.Type: GrantFiled: October 23, 2000Date of Patent: January 7, 2003Assignee: Hyundai Electronics America Inc.Inventors: Derryl D. J. Allman, Kenneth P. Fuchs, Gayle W. Miller, Samuel C. Gioia
-
Patent number: 6504249Abstract: A low dielectric material is applied, as by spinning on, over the passivation layer of a semiconductor chip to fill the gaps which may exist between the top layer metal lines, and thereby minimize the possibility of cross talk which might otherwise be present between those lines.Type: GrantFiled: April 26, 2000Date of Patent: January 7, 2003Assignee: Hyundai Electronics America Inc.Inventors: Derryl D. J. Allman, Kenneth P. Fuchs, Gayle W. Miller, Samuel C. Gioia
-
Patent number: 6396737Abstract: Instead of using a common substrate (101) for each sector of a flash memory, trenches are used to isolate columnar active substrate regions (304) of the substrate (101), and independent access to each of these columnar regions (304) is provided. First, the independent access to each of these columnar regions (304) provides a capability for achieving more precise control over the voltage on the floating gates (106). For example, flash memory in accordance with the present invention is better suited for multi-level storage (storing of more than 1 bit of information per cell). Second, the independent access to each of these columnar regions (304) also provides a capability for areas of flash memory smaller than an entire sector to be erased at one time. Finally, since both programming and erasing is achieved by way of cold electron tunneling from the columnar active substrate region (304), no high voltages need to be applied to either the drain (102) or source (104).Type: GrantFiled: December 8, 2000Date of Patent: May 28, 2002Assignee: Hyundai Electronics America, Inc.Inventors: Sukyoon Yoon, Pavel Klinger, Joo Young Yoon
-
Patent number: 6370133Abstract: The present invention provides a CDMA receiver which uses less expensive, more manufacturable digital filters in combination with noise cancellation circuitry to attenuate highly correlated signals. In addition, the CDMA receiver employs digital IF sampling in the baseband conversion process to remove superimposed DC voltages from the baseband data, obviating the need for DC offset voltage generators.Type: GrantFiled: July 10, 1998Date of Patent: April 9, 2002Assignee: Hyundai Electronics America, Inc.Inventors: Inchul Kang, Winston Y. Sun
-
Patent number: 6292764Abstract: A method and apparatus for producing an electronic circuit which allows a device to be connected to a bus, such as a system bus in a computer. The invention accepts user specified parameters for configuring a device adapter which interfaces the device to the bus, and thereafter generates a customized device adapter based on such user specified parameters. By using a common design macro, which is programmable, a user can easily specify and generate custom device adapters for a plurality of dissimilar devices to be connected to the bus. A resulting adapter architecture allows for multiple, dissimilar devices to interface to a computer bus with a single device adapter integrated circuit or card.Type: GrantFiled: June 30, 1995Date of Patent: September 18, 2001Assignees: Hyundai Electronics America, Inc., NCR CorporationInventors: James M. Avery, William D. Isenberg
-
Patent number: 6272668Abstract: A method for improving the timing performance of a standard cell ASIC layout. The method is operable at any phase of the ASIC design cycle including following the completion of layout phase placement and routing. The method compares post-layout timing values with pre-layout timing targets for each timing arc associated with each standard cell component of the ASIC design. For each timing arc, a functionally equivalent cell having higher or lower output drive is selected which optimally improves the timing slack on each timing arc. To assure that the method converges and terminates, a list of timing slack values, one for each timing arc of the ASIC design, is constructed in sorted order from worst timing slack to best timing slack. The swap method determines in order from worse timing slack to best a functionally equivalent standard cell which may be swapped to improve the timing slack on the timing arc.Type: GrantFiled: May 25, 1999Date of Patent: August 7, 2001Assignees: Hyundai Electronics America, Inc., NCR CorporationInventor: Andres R. Teene
-
Publication number: 20010000306Abstract: Instead of using a common substrate (101) for each sector of a flash memory, trenches are used to isolate columnar active substrate regions (304) of the substrate (101), and independent access to each of these columnar regions (304) is provided. First, the independent access to each of these columnar regions (304) provides a capability for achieving more precise control over the voltage on the floating gates (106). For example, flash memory in accordance with the present invention is better suited for multi-level storage (storing of more than 1 bit of information per cell). Second, the independent access to each of these columnar regions (304) also provides a capability for areas of flash memory smaller than an entire sector to be erased at one time. Finally, since both programming and erasing is achieved by way of cold electron tunneling from the columnar active substrate region (304), no high voltages need to be applied to either the drain (102) or source (104).Type: ApplicationFiled: December 8, 2000Publication date: April 19, 2001Applicant: Hyundai Electronics America, Inc.Inventors: Sukyoon Yoon, Pavel Klinger, Joo Young Yoon
-
Patent number: 6198658Abstract: Instead of using a common substrate (101) for each sector of a flash memory, trenches are used to isolate columnar active substrate regions (304) of the substrate (101), and independent access to each of these columnar regions (304) is provided. First, the independent access to each of these columnar regions (304) provides a capability for achieving more precise control over the voltage on the floating gates (106). For example, flash memory in accordance with the present invention is better suited for multi-level storage (storing of more than 1 bit of information per cell). Second, the independent access to each of these columnar regions (304) also provides a capability for areas of flash memory smaller than an entire sector to be erased at one time. Finally, since both programming and erasing is achieved by way of cold electron tunneling from the columnar active substrate region (304), no high voltages need to be applied to either the drain (102) or source (104).Type: GrantFiled: October 8, 1999Date of Patent: March 6, 2001Assignee: Hyundai Electronics America, Inc.Inventors: Sukyoon Yoon, Pavel Klinger, Joo Young Yoon
-
Patent number: 6169693Abstract: An erase method provides for self-converging erase on a flash memory cell by rapidly switching a bias on a control gate while a lateral field is present in a channel region. Preferably, the lateral field is provided by differentially biasing the source and drain of the cell and the change in bias of the control gate is sufficiently fast to induce a transient response at the floating gate. The net transient vertical field formed across a tunneling oxide between the channel region and the floating gate causes moderate hot carrier injection between the channel region and the floating gate. This method is self-converging, since carrier injection to the floating gate will not happen unless a sufficient number of carriers are removed from the floating gate during the array step. Since the bulk of the self-converging effect occurs as the control gate voltage is transitioning and shortly thereafter, very little time is needed at the end of an erase pulse to effect this response.Type: GrantFiled: October 28, 1999Date of Patent: January 2, 2001Assignee: Hyundai Electronics America, Inc.Inventors: I-Chuin Peter Chan, Feng Frank Qian, Hsingya Arthur Wang
-
Patent number: 6160270Abstract: Improved multilayer matrix line including inverted gate thin film matrix transistors to reduce defects in and enhance performance of matrix devices incorporating the transistors, including active matrix displays. The inverted gate line is formed in a multilayer metal structure deposited sequentially before patterning of a first bottom refractory layer, an aluminum layer and a second refractory layer for the gate structure. The aluminum layer is anodized adjacent the gate to prevent step coverage problems. A further improvement is provided when forming an active matrix display storage capacitor utilizing the multilayer gate structure.Type: GrantFiled: January 26, 1998Date of Patent: December 12, 2000Assignee: Hyundai Electronics America, Inc.Inventors: Scott H. Holmberg, Rajesh Swaminathan
-
Patent number: 6160348Abstract: A colored DC plasma display panel having a plurality of sub-pixels organized in a matrix configuration. The color DC plasma display panel includes a first plate having a first substrate. A plurality of rows of cathodes are formed on the first substrate which include a plurality of holes therein spaced along each cathode row; preferably one hole for each sub-pixel. A dielectric layer covers the cathode rows and the substrate, and a plurality of holes are formed in the dielectric layer which align with the holes in the cathodes. The color DC plasma display panel further includes a second plate having a second substrate and a pluarility of rows of anodes formed on and extending along the length of the second substrate. The anodes reside in channels created between a pluarlity of rows of barrier ribs formed on the second substrate.Type: GrantFiled: May 18, 1998Date of Patent: December 12, 2000Assignee: Hyundai Electronics America, Inc.Inventor: Kyung Cheol Choi
-
Patent number: 6146736Abstract: A magnetic disk (2) has an improved landing zone (8) created by directing a series of effectively overlapping laser discharges onto the landing zone to create a continuous ridge (22) extending outwardly from the base surface (4) of the landing zone. The effectively overlapping discharges are typically from a series of discharges from a pulsed laser, the discharges overlapping from about 0% to about 99%. By creating a continuous ridge, a larger diameter laser beam can be used so the depth of focus is much greater than with conventional small diameter, non-overlapping, discrete laser discharges. This aids manufacturability because the larger diameter beam spots are easier to create and the greater depth of focus accommodates fluctuations in the height of the surface of the disk.Type: GrantFiled: April 21, 1998Date of Patent: November 14, 2000Assignee: Hyundai Electronics America, Inc.Inventors: Jia J. Liu, Wenjun Li
-
Patent number: 6134631Abstract: Computer systems may be provided with additional performance for demanding applications while adding little additional hardware. For example, a slave device for a host computer system combines an embedded programmable controller with non-volatile memory, local RAM, and interface logic. The host computer system treats the slave device as if it would be a hierarchical memory system such as a conventional disk drive on which it may store and retrieve files. Additionally, the host computer system may program the controller to perform operations on stored information, including image processing and/or data compression. The non-volatile memory may include a disk drive, writable CD-ROM, optical drive, or non-volatile solid state memory.Type: GrantFiled: October 31, 1996Date of Patent: October 17, 2000Assignee: Hyundai Electronics America, Inc.Inventor: Earle W. Jennings, III
-
Patent number: 6066506Abstract: Improved thin film transistors to reduce defects in the devices incorporating the transistors, including active matrix displays. A first improvement is accomplished by forming a dual insulator layer over the bottom metal layer, which can be the gate line and also the row line in an active matrix display. The first insulator layer is formed by anodizing the metal layer and the second insulator layer is deposited onto the first layer. The dual insulator structure layer can be reanodized to eliminate the effect of pinholes. A second improvement includes providing an interdigitated transistor structure to increase the channel width, minimize internal shorting and minimize the drain capacitance. The interdigitated structure includes at least one source or drain finger formed between at least two drain or source fingers, respectively. A shorted source finger can be disconnected to maintain an operative transistor.Type: GrantFiled: November 18, 1998Date of Patent: May 23, 2000Assignee: Hyundai Electronics America, Inc.Inventors: Scott H. Holmberg, Ronald L. Huff
-
Patent number: 6061261Abstract: An AC-DC voltage conversion integrate circuit that integrates all the control and protection circuits, as well as the power transistors, into a single module. Passive components, such as the transformer and capacitors, are very small, as the switching frequency is in the KHz or MHz range. Including one or more integrated switched mode power supply ICs in every wall outlet allows for providing a plurality of DC voltages from such outlets.Type: GrantFiled: September 12, 1996Date of Patent: May 9, 2000Assignees: Hyundai Electronics America, Inc., NCR CorporationInventors: Dao-Long Chen, Daniel L. Ellsworth