Abstract: A multi-level EEPROM cell and a method of manufacture thereof are provided so as to improve a program characteristic of the multi-level cell. For the purpose, the multi-level flash EEPROM cell includes a floating gate formed as being electrically separated from a silicon substrate by an underlying tunnel oxide layer, a first dielectric layer formed over the top of the floating gate, a first control gate formed on the floating gate as being electrically separated from the floating gate by the first dielectric layer, a second dielectric layer formed on the sidewall and top of the first control gate, a second control gate formed on the sidewall and top of the first control gate as being electrically separated from the first control gate by the second dielectric layer, and a source and drain formed in the substrate as being self-aligned with both edges of the second control gate.
Type:
Application
Filed:
July 28, 2003
Publication date:
April 15, 2004
Applicant:
HYUNDAI ELECTRONICS INDUSTRIES CO., LTD. a corporation of Republic of Korea
Inventors:
Sang-Hoan Chang, Ki-Seog Kim, Keun-Woo Lee, Sung-Kee Park
Abstract: A semiconductor device for use in a memory cell includes an active matrix an active matrix provided with a semiconductor substrate, a plurality of transistors formed on the semiconductor substrate and conductive plugs electrically connected to the transistors, a number of lower electrodes formed on top of the conductive plugs, Ta2O5 films formed on the lower electrodes, composite films formed on the Ta2O5 films and upper electrodes formed on the composite films.
Type:
Application
Filed:
October 15, 2002
Publication date:
February 27, 2003
Applicant:
HYUNDAI ELECTRONICS INDUSTRIES CO., LTD., a corporation of Republic of KOREA