Patents Assigned to Indiana Integrated Circuits, LLC
-
Patent number: 11658432Abstract: A substrate assembly includes a printed circuit (PC) substrate, first and second microchips, components or substrates mounted on a surface of the PC substrate, and a projection extending in spaced relation to the surface of the PC substrate. In one example, the projection extends between (i) a downward facing surface and/or an edge of a side facing surface proximate the downward facing surface of the first microchip, component or substrate and (ii) an upward facing surface and/or an edge of a side facing surface proximate the upward facing surface of the first microchip, component or substrate. The first and second microchips, components or substrates may be mounted on different levels of the PC substrate surface. In another example, the projection extends between a upward and/or side facing surface of a first microchip, component or substrate and a slot or cavity in a second microchip, component or substrate.Type: GrantFiled: January 28, 2021Date of Patent: May 23, 2023Assignee: Indiana Integrated Circuits, LLCInventor: Robert Joseph Engelhardt, Jr.
-
Patent number: 11523511Abstract: A first microchip includes holes or sockets along or in a top face or surface of the first microchip and a second microchip includes nodules extending from a edge of the second microchip. The nodules of the second microchip are received in the holes or sockets along or in the top face or surface of the first microchip, whereupon the first and second microchips are positioned transverse or perpendicular to each other.Type: GrantFiled: February 3, 2021Date of Patent: December 6, 2022Assignee: Indiana Integrated Circuits, LLCInventors: Jason M. Kulick, Tian Lu
-
Patent number: 11488660Abstract: In a method computer storage element operation, first and second rising (or falling) clock edges are applied to first and second power inputs of the computer storage element having a transistor array between the first and second power inputs over time T1 whereupon a logic value applied to an input of the transistor array is stored therein. Thereafter, first and second falling (or rising) clock edges are applied to the first and second power inputs over time T2, whereupon part of an electrical charge or energy associated with the logic value stored in the transistor array is provided to circuitry that generates the first and/or second clock edge(s), wherein the value(s) of time T1 and/or time T2 is/are greater than a product of RC, where R is resistance associated with the computer storage element, and C is a load capacitance associated with the computer storage element.Type: GrantFiled: February 19, 2021Date of Patent: November 1, 2022Assignees: INDIANA INTEGRATED CIRCUITS, LLC, UNIVERSITY OF NOTRE DAME DU LACInventors: Gregory Snider, Rene Celis-Cordova, Alexei Orlov, Tian Lu, Jason M. Kulick
-
Patent number: 11398463Abstract: A method of forming a quilt package nodule includes forming a trench in a microchip substrate, forming a metal layer on the bottom, the first and second sides of the trench, and on a top surface of the microchip substrate proximate the first and second sides. forming a mask layer on the metal layer, removing portions of the mask and metal layers on the bottom of the trench, etching the bottom of the trench to increase the depth of the bottom of the trench, removing remaining portions of the mask layer from the metal layer to define the quilt package nodules that protrude beyond edges of the first and second sides, and removing the remaining portion of the trench bottom thereby separating the first and second sides from each other, whereupon each side includes at least one quilt package nodule protruding from the side.Type: GrantFiled: November 4, 2020Date of Patent: July 26, 2022Assignee: Indiana Integrated Circuits, LLCInventors: Jason M. Kulick, Tian Lu
-
Patent number: 11224126Abstract: A substrate assembly includes at least one printed circuit (PC) substrate. Each PC substrate includes a PC top surface and a PC bottom surface spaced from each other and an edge that runs at least partially about a periphery of the PC substrate between the PC top surface and the PC bottom surface. The edge includes or defines on a facet or edge surface of the edge at least one projection that extends transverse or normal to the facet or edge surface. The projection includes a projection top surface and a projection bottom surface spaced from each other and the projection can include or be made of conductive material.Type: GrantFiled: January 9, 2020Date of Patent: January 11, 2022Assignees: Indiana Integrated Circuits, LLC, Science Applications International CorporationInventors: Jason M. Kulick, Tian Lu, Carlos J. Ortega, Robert Joseph Engelhardt, Jr., John Philip Timler
-
Patent number: 10945335Abstract: Apparatuses and methods related to the field of microchip assembly and handling, in particular to devices and methods for assembling and handling microchips manufactured with solid edge-to-edge interconnects, such as Quilt Packaging® interconnect technology. Specialized assembly tools are configured to pick up one or more microchips, place the microchips in a specified location aligned to a substrate, package, or another microchip, and facilitate electrical contact through one of a variety of approaches, including solder reflow. This specialized assembly tooling performs heating functions to reflow solder to establish electrical and mechanical interconnections between multiple microchips. Additionally, the interconnected microchips may be arranged in an arbitrarily large array.Type: GrantFiled: November 20, 2017Date of Patent: March 9, 2021Assignee: Indiana Integrated Circuits, LLCInventors: Jason M. Kulick, Tian Lu
-
Patent number: 10896898Abstract: A substrate assembly includes a first microchip including a first interconnecting structure and a second microchip including a second interconnecting structure, wherein the first and second interconnecting structures have keyed complementary, interlocking shapes. The first interconnecting structure is interlocked with the second interconnecting structure. Quilt package nodules on edges of the first and second microchips electrically connect circuitry formed on or supported by the first and second microchips.Type: GrantFiled: October 25, 2016Date of Patent: January 19, 2021Assignee: Indiana Integrated Circuits, LLCInventors: Jason M. Kulick, Tian Lu
-
Patent number: 10598861Abstract: Disclosed is a method and system for passively aligning optical fibers (4), a first waveguide array (62), and a second waveguide array (42) using chip-to-chip vertical evanescent optical waveguides (44) and (64), that can be used with fully automated die bonding equipment. The assembled system (2, 30, 60) can achieve high optical coupling and high process throughput for needs of high volume manufacturing of photonics, silicon photonics, and other applications that would benefit from aligning optical fibers to lasers efficiently.Type: GrantFiled: September 10, 2019Date of Patent: March 24, 2020Assignees: Indiana Integrated Circuits, LLC, MRSI Systems, LLC, Rochester Institute of TechnologyInventors: Jason M. Kulick, Yi Qian, Stefan Preble, Jeffrey Steidle, Michael Fanto, Tian Lu
-
Patent number: 10409004Abstract: Disclosed is a method and system for passively aligning optical fibers (4), a first waveguide array (62), and a second waveguide array (42) using chip-to-chip vertical evanescent optical waveguides (44) and (64), that can be used with fully automated die bonding equipment. The assembled system (2, 30, 60) can achieve high optical coupling and high process throughput for needs of high volume manufacturing of photonics, silicon photonics, and other applications that would benefit from aligning optical fibers to lasers efficiently.Type: GrantFiled: July 19, 2017Date of Patent: September 10, 2019Assignees: Indiana Integrated Circuits, LLC, MRSI Systems, LLC, Rochester Institute of TechnologyInventors: Jason M. Kulick, Yi Qian, Stefan Preble, Jeffrey Steidle, Michael Fanto, Tian Lu
-
Patent number: 10410989Abstract: First, second, and third integrated devices each include one or more interconnecting structure. Each interconnecting structure includes (i) one or more interconnecting nodules extending from an edge surface of the device, (ii) one or more interconnect voids formed in an edge surface of the device, or (iii) both (i) and (ii). The one or more interconnecting structures on each of the first and second device is mated with the one or more interconnecting structures on the second device. The first integrated device includes a signal output, the third integrated device includes a signal input; and the second integrated device includes a conductor for conducting a signal from the signal output to the signal input.Type: GrantFiled: April 21, 2017Date of Patent: September 10, 2019Assignees: University of Notre Dame du Lac, Indiana Integrated Circuits, LLCInventors: Douglas C. Hall, Gary H. Bernstein, Anthony Hoffman, Scott Howard, Jason M. Kulick
-
Publication number: 20190250335Abstract: Disclosed is a method and system for passively aligning optical fibers (4), a first waveguide array (62), and a second waveguide array (42) using chip-to-chip vertical evanescent optical waveguides (44) and (64), that can be used with fully automated die bonding equipment. The assembled system (2, 30, 60) can achieve high optical coupling and high process throughput for needs of high volume manufacturing of photonics, silicon photonics, and other applications that would benefit from aligning optical fibers to lasers efficiently.Type: ApplicationFiled: July 19, 2017Publication date: August 15, 2019Applicants: Indiana Integrated Circuits, LLC, Rochester Institute of Technology, MRSI Systems, LLCInventors: Jason M. KULICK, Yi QIAN, Stefan PREBLE, Jeffrey STEIDLE, Michael FANTO, Tian LU
-
Patent number: 10325875Abstract: Disclosed is an integrated circuit packaging system that includes first and second microchips. Each microchip includes a top surface, a surface, one or more quilt package nodules fabricated on said top surface, and one or more bottom surface connectors. The system also includes a substrate to which the first and second microchips are mounted. The first and second microchips are connected via the quilt package nodules.Type: GrantFiled: July 17, 2015Date of Patent: June 18, 2019Assignees: North Carolina State University, Indiana Integrated Circuits, LLCInventors: Jason M. Kulick, Douglas Hopkins
-
Patent number: 10182498Abstract: A quilt packaging system includes a first microchip substrate having a first edge surface which includes a first conductive interconnecting structure disposed thereon and a second microchip substrate having a first edge surface which includes a second conductive interconnecting structure disposed thereon. The first conductive interconnecting structure is hingedly connected in an interdigitated manner with the second conductive interconnecting structure at an angle that is not a straight angle.Type: GrantFiled: October 17, 2016Date of Patent: January 15, 2019Assignee: Indiana Integrated Circuits, LLCInventors: Jason M. Kulick, Tian Lu
-
Patent number: 10056335Abstract: In a method of forming an assembly including projecting or protruding nodules, a substrate is provided that supports an electrical circuit. One or more cavities are formed in the substrate, a conductive pad is formed in each cavity, and one or more conductive traces are formed on the substrate. Each conductive trace connects a conductive pad to a location, node, or terminal of the electrical circuit. A part of the substrate is removed to form the assembly that includes the electrical circuit, the one or more conductive traces, and a portion of each conductive pad projecting or protruding from the substrate. The electrical circuit can be formed on the substrate, which can be a PCB, or can be formed on a microchip supported by the substrate, which can be formed of semiconductor material, e.g., a semiconductor wafer.Type: GrantFiled: September 26, 2017Date of Patent: August 21, 2018Assignee: Indiana Integrated Circuits, LLCInventors: Jason M. Kulick, Tian Lu
-
Patent number: 9844139Abstract: Apparatuses and methods related to the field of microchip assembly and handling, in particular to devices and methods for assembling and handling microchips manufactured with solid edge-to-edge interconnects, such as Quilt Packaging® interconnect technology. Specialized assembly tools are configured to pick up one or more microchips, place the microchips in a specified location aligned to a substrate, package, or another microchip, and facilitate electrical contact through one of a variety of approaches, including solder reflow. This specialized assembly tooling performs heating functions to reflow solder to establish electrical and mechanical interconnections between multiple microchips. Additionally, the interconnected microchips may be arranged in an arbitrarily large array.Type: GrantFiled: March 14, 2014Date of Patent: December 12, 2017Assignee: Indiana Integrated Circuits, LLCInventors: Jason M. Kulick, Tian Lu
-
Patent number: 9806030Abstract: In a method of forming an assembly including projecting or protruding nodules, a substrate is provided that supports an electrical circuit. One or more cavities are formed in the substrate, a conductive pad is formed in each cavity, and one or more conductive traces are formed on the substrate. Each conductive trace connects a conductive pad to a location, node, or terminal of the electrical circuit. A part of the substrate is removed to form the assembly that includes the electrical circuit, the one or more conductive traces, and a portion of each conductive pad projecting or protruding from the substrate. The electrical circuit can be formed on the substrate, which can be a PCB, or can be formed on a microchip supported by the substrate, which can be formed of semiconductor material, e.g., a semiconductor wafer.Type: GrantFiled: October 17, 2016Date of Patent: October 31, 2017Assignee: Indiana Integrated Circuits, LLCInventors: Jason M. Kulick, Tian Lu
-
Publication number: 20140268592Abstract: Apparatuses and methods related to the field of microchip assembly and handling, in particular to devices and methods for assembling and handling microchips manufactured with solid edge-to-edge interconnects, such as Quilt Packaging® interconnect technology. Specialized assembly tools are configured to pick up one or more microchips, place the microchips in a specified location aligned to a substrate, package, or another microchip, and facilitate electrical contact through one of a variety of approaches, including solder reflow. This specialized assembly tooling performs heating functions to reflow solder to establish electrical and mechanical interconnections between multiple microchips. Additionally, the interconnected microchips may be arranged in an arbitrarily large array.Type: ApplicationFiled: March 14, 2014Publication date: September 18, 2014Applicant: Indiana Integrated Circuits, LLCInventors: Jason M. Kulick, Tian Lu