Abstract: A self-timed implementation of single-stage and two-stage self-timed trigger circuits with single-rail data input is provided. This is achieved by a circuit containing storage unit with element indicating transition termination, single-rail data input, control input, data output, and indication output, into which a conversion unit is added which converts single-rail data input and control input signals and has data input, control input, data output and control output. An additional feedback output allows for speeding-up transition of device, which is a source of the single-rail data input of the trigger.
Type:
Grant
Filed:
April 13, 2009
Date of Patent:
December 4, 2012
Assignee:
Institute of Informatics Problems of the Russian Academy of Sciences (IPI RAN)
Inventors:
Igor Anatolievich Sokolov, Yury Afanasievich Stepchenkov, Yury Georgievich Dyachenko
Abstract: The invention describes self-timed RS-trigger with the enhanced noise immunity. Declared effect is achieved due to that circuit containing storage unit (1), indication unit (2), paraphase data input (3, 4), paraphase data output (5, 6), and indication output (7), is modified by adding two inverters (8, 9) and preindication unit (10). Inverters increase output capability of the trigger's paraphase data output and provide an electric isolation of the outputs of the storage unit from an external environment that leads to increasing immunity of the data stored in the trigger to influence of noises at signal wires. The preindication unit provides the trigger's indicatability.
Type:
Grant
Filed:
May 28, 2010
Date of Patent:
July 31, 2012
Assignee:
Institute of Informatics Problems of The Russian Academy of Sciences (IPI RAN)
Inventors:
Igor Anatolievich Sokolov, Yury Afanasievich Stephchenkov, Yury Georgievich Dyachenko
Abstract: The invention describes self-timed RS-trigger with the enhanced noise immunity. Declared effect is achieved due to that circuit containing storage unit (1), indication unit (2), paraphase data input (3, 4), paraphase data output (5, 6), and indication output (7), is modified by adding two inverters (8, 9) and preindication unit (10). Inverters increase output capability of the trigger's paraphase data output and provide an electric isolation of the outputs of the storage unit from an external environment that leads to increasing immunity of the data stored in the trigger to influence of noises at signal wires. The preindication unit provides the trigger's indicatability.
Type:
Application
Filed:
May 28, 2010
Publication date:
May 26, 2011
Applicant:
Institute of Informatics Problems of the Russian Academy of Sciences (IPI RAN)
Inventors:
Igor Anatolievich Sokolov, Yury Afanasievich Stephchenkov, Yury Georgievich Dyachenko
Abstract: A self-timed implementation of single-stage and two-stage self-timed triggers with single-rail data input is provided. This is achieved by a circuit containing storage unit with element indicating transition termination, single-rail data input, control input, data output, and indication output, into which a conversion unit is added which converts single-rail data input and control input signals and has data input, control input, data output and control output. An additional feedback output allows for speeding-up transition of device, which is a source of the single-rail data input of the trigger.
Type:
Application
Filed:
April 13, 2009
Publication date:
February 24, 2011
Applicant:
Institute of Informatics Problems of the Russian Academy of Sciences (IPI RAN)
Inventors:
Igor Anatolievich sokolov, Yury Afanasievich Stepchenkov, Yury Georgievich Dyachenko