Patents Assigned to Institute of Microelectronics, Chinese Academy
-
Patent number: 10263111Abstract: A FinFET and a method for manufacturing the same are provided. The method includes: patterning a semiconductor substrate to form a ridge; performing ion implantation such that a doped punch-through-stopper layer is formed in the ridge and a semiconductor fin is formed by a portion of the semiconductor substrate disposed above the doped punch-through-stopper layer; forming a gate stack intersecting the semiconductor fin, the gate stack comprising a gate conductor and a gate dielectric isolating the gate conductor from the semiconductor fin; forming a gate spacer surrounding the gate conductor; and forming source and drain regions in portions of the semiconductor fin at opposite sides of the gate stack.Type: GrantFiled: December 7, 2012Date of Patent: April 16, 2019Assignee: INSTITUTE OF MICROELECTRONICS, CHINESE ACADEMY OF SCIENCESInventors: Huilong Zhu, Miao Xu
-
Publication number: 20190081237Abstract: Provided are a self-gating resistive storage device and a method for fabrication thereof; said self-gating resistive storage device comprises: lower electrodes; insulating dielectric layers arranged perpendicular to, and intersecting with, the lower electrodes to form a stacked structure, said stacked structure being provided with a vertical trench; a gating layer grown on the lower electrodes by means of self-alignment technique, the interlayer leakage channel running through the gating layer being isolated via the insulating dielectric layers; a resistance transition layer arranged in the vertical trench and connected to the insulating dielectric layers and the gating layer; and an upper electrode arranged in the resistance transition layer.Type: ApplicationFiled: April 29, 2016Publication date: March 14, 2019Applicant: THE INSTITUTE OF MICROELECTRONICS OF CHINESE ACADEMY OF SCIENCESInventors: Hangbing LV, Ming LIU, Xiaoxin XU, Qing LUO, Qi LIU, Shibing LONG
-
Patent number: 10192963Abstract: The present invention discloses a composite gate dielectric layer for a Group III-V substrate and a method for manufacturing the same. The composite gate dielectric layer comprises: an AlxY2-xO3 interface passivation layer formed on the group III-V substrate; and a high dielectric insulating layer formed on the AlxY2-xO3 interface passivation layer, wherein 1.2?x?1.9. The composite gate dielectric layer modifies the Al/Y ratio of the AlxY2-xO3 interface passivation layer, changes the average number of atomic coordination in the AlxY2-xO3 interface passivation layer, and decreases the interface state density and boundary trap density of the Group III-V substrate, increases the mobility of the MOS channel. By cooperation of the AlxY2-xO3 interface passivation layer and high dielectric insulation layer, it reduces leakage current and improves tolerance of the dielectric layer on the voltage, and improves the quality of the MOS capacitor of the Group III-V substrate and enhances its reliability.Type: GrantFiled: July 16, 2015Date of Patent: January 29, 2019Assignee: INSTITUTE OF MICROELECTRONICS, CHINESE ACADEMY OF SCIENCESInventors: Shengkai Wang, Honggang Liu, Bing Sun, Hudong Chang
-
Publication number: 20190013383Abstract: The present disclosure discloses a self-aligned silicon carbide MOSFET device with an optimized P+ region and a manufacturing method thereof. The self-aligned silicon carbide MOSFET device is formed by a plurality of silicon carbide MOSFET device cells connected in parallel, and these silicon carbide MOSFET device cells are arranged evenly. The silicon carbide MOSFET device cell comprises two source electrodes, one gate electrode, one gate oxide layer, two N+ source regions, two P+ contact regions, two P wells, one N- drift layer, one buffer layer, one N+ substrate, one drain electrode and one isolation dielectric layer.Type: ApplicationFiled: September 10, 2015Publication date: January 10, 2019Applicants: INSTITUTE OF MICROELECTRONICS ,CHINESE ACADEMY OF SCIENCES, ZHUZHOU CRRC TIMES ELECTRIC CO., LTD.Inventors: Yidan TANG, Huajun SHEN, Yun BAI, Jingtao ZHOU, Chengyue YANG, Xinyu LIU, Chengzhan LI, Guoyou LIU
-
Patent number: 10176287Abstract: The invention discloses an STI stress effect modeling method and device of an MOS device, and belongs to the technical field of parameter extraction modeling of devices. The method comprises the following steps: introducing the influence of temperature parameters on the STI stress effect of the MOS device, so as to form a function showing that the STI stress effect of the MOS device changes along with the temperature parameters; extracting the model parameter Model1 of the MOS device at normal temperature; on the basis of the Model1, extracting the parameter Model2 that the STI stress affects the properties of the MOS device at normal temperature; and on the basis of the Model2, extracting fitting parameters of the MOS device in the function so as to acquire final model parameters. The device comprises a first module, a second module, a third module and a fourth module.Type: GrantFiled: April 25, 2014Date of Patent: January 8, 2019Assignee: The Institute of Microelectronics of Chinese Academy of ScienceInventors: Jianhui Bu, Shuzhen Li, Jiajun Luo, Zhengsheng Han
-
Publication number: 20190006584Abstract: A method for improving endurance of 3D integrated resistive switching memory, comprising: Step 1: Calculating the temperature distribution in the integrated array by the 3D Fourier heat conduction equation; Step 2, selecting heat transfer mode; Step 3: selecting an appropriate array structure; Step 4: analyzing the influence of integration degree on temperature in the array; Step 5: evaluating the endurance performance in the array; and Step 6: changing the array parameters according to the evaluation result to improve the endurance performance. According to the method of the present invention, based on the thermal transmission mode in the 3D integrated resistive switching device, a suitable 3D integrated array is selected to analyze the influence of the integration degree on the device temperature so as to evaluate and improve the endurance of the 3D integrated resistive switching device.Type: ApplicationFiled: August 12, 2016Publication date: January 3, 2019Applicant: Institute of Microelectronics, Chinese Academy of ScienceInventors: Nianduan LU, Pengxiao SUN, Ling LI, Ming IIU, Qi LIU, Hangbing LV, Shibing LONG
-
Publication number: 20180366643Abstract: A method for evaluating the thermal effects of 3D RRAM arrays and reducing thermal crosstalk, including the following steps: Step 1: calculating the temperature distribution in the array through 3D Fourier heat conduction equation; Step 2, selecting a heat transfer mode; Step 3, selecting an appropriate array structure; Step 4, analyzing the effect of position of programming device in the array on the temperature; Step 5, analyzing the thermal crosstalk effect in the array; Step 6, evaluating thermal effects and thermal crosstalk; Step 7, changing the array structure or modify operating parameters based on the evaluation results to reduce the thermal crosstalk.Type: ApplicationFiled: August 12, 2016Publication date: December 20, 2018Applicant: Institute of Microelectronics, Chinese Academy of SciencesInventors: Nianduan Lu, Pengxiao Sun, Ling Li, Ming Iiu, Qi Liu, Hangbing Lv, Shibing Long
-
Patent number: 10157956Abstract: A method for monolithic integration of a hyperspectral image sensor is provided, which includes: forming a bottom reflecting layer on a surface of the photosensitive region of a CMOS image sensor wafer; forming a transparent cavity layer composed of N step structures on the bottom reflecting layer through area selective atomic layer deposition processes, where N=2m, m?1 and m is a positive integer; and forming a top reflecting layer on the transparent cavity layer. With the method, non-uniformity accumulation due to etching processes in conventional technology is minimized, and the cavity layer can be made of materials which cannot be etched. Mosaic cavity layers having such repeated structures with different heights can be formed by extending one-dimensional ASALD, such as extending in another dimension and forming repeated regions, which can be applied to snapshot hyperspectral image sensors, for example, pixels, and greatly improving performance thereof.Type: GrantFiled: April 3, 2017Date of Patent: December 18, 2018Assignee: INSTITUTE OF MICROELECTRONICS, CHINESE ACADEMY OF SCIENCESInventors: Hushan Cui, Jinjuan Xiang, Xiaobin He, Tao Yang, Junfeng Li, Chao Zhao
-
Patent number: 10141408Abstract: A method and an arrangement for reducing a contact resistance of a two-dimensional crystal material are provided. An example method may include forming a contact material layer on a two-dimensional crystal material layer; performing ion implantation; and performing thermal annealing.Type: GrantFiled: March 18, 2014Date of Patent: November 27, 2018Assignee: INSTITUTE OF MICROELECTRONICS, CHINESE ACADEMY OF SCIENCESInventors: Kunpeng Jia, Yajuan Su, Huilong Zhu, Chao Zhao
-
Patent number: 10134862Abstract: High integrity, lower power consuming semiconductor devices and methods for manufacturing the same. The semiconductor device includes: semiconductor substrate; a well region in the semiconductor substrate; an interlayer structure over the well region, the interlayer structure including a back gate conductor, semiconductor fins at both sides of the back gate conductor and respective back gate dielectric isolating the back gate conductor from the semiconductor fins, respectively, wherein the well region functions as one portion of a conductive path of the back gate conductor; a punch-through stop layer at a lower portion of the semiconductor fin; a front gate stack intersecting the semiconductor fin, the front gate stack including a front gate dielectric and a front gate conductor and the front gate dielectric isolating the front gate conductor from the semiconductor fin; and a source region and a drain region connected to a channel region provided by the semiconductor fin.Type: GrantFiled: March 19, 2013Date of Patent: November 20, 2018Assignee: INSTITUTE OF MICROELECTRONICS, CHINESE ACADEMY OF SCIENCESInventor: Huilong Zhu
-
Patent number: 10134983Abstract: A nonvolatile resistive switching memory, comprising an inert metal electrode, a resistive switching functional layer, and an easily oxidizable metal electrode, and characterized in that: a graphene barrier layer is inserted between the inert metal electrode and the resistive switching functional layer, which is capable of preventing the easily oxidizable metal ions from migrating into the inert metal electrode through the resistive switching functional layer under the action of electric field during the programming of the device.Type: GrantFiled: May 14, 2015Date of Patent: November 20, 2018Assignee: INSTITUTE OF MICROELECTRONICS, CHINESE ACADEMY OF SCIENCESInventors: Qi Liu, Ming Liu, Haitao Sun, Keke Zhang, Shibing Long, Hangbing Lv, Writam Banerjee, Kangwei Zhang
-
Patent number: 10128244Abstract: Provided are a CMOS device having a charged punch-through stopper (PTS) layer to reduce punch-through and a method of manufacturing the same. In an embodiment, the CMOS semiconductor device includes an n-type device and a p-type device. The n-type device and the p-type device each may include: a fin structure formed on a substrate; an isolation layer formed on the substrate, wherein a portion of the fin structure above the isolation layer acts as a fin of the n-type device or the p-type device; a charged PTS layer formed on side walls of a portion of the fin structure beneath the fin; and a gate stack formed on the isolation layer and intersecting the fin. For the n-type device, the PTS layer has net negative charges, and for the p-type device, the PTS layer has net positive charges.Type: GrantFiled: July 7, 2016Date of Patent: November 13, 2018Assignee: Institute of Microelectronics, Chinese Academy of SciencesInventors: Huilong Zhu, Xing Wei
-
Patent number: 10128375Abstract: An FinFET and a method for manufacturing the same are disclosed. The FinFET comprises: a semiconductor substrate; a stress layer on the semiconductor substrate; a semiconductor fin on the stress layer, the semiconductor fin having two sidewalls extending in its length direction; a gate dielectric on the sidewalls of the semiconductor fin; a gate conductor on the gate dielectric; and a source region and a drain region at two ends of the semiconductor fin, wherein the stress layer extends below and in parallel with the semiconductor fin, and applies stress to the semiconductor fin in the length direction of the semiconductor fin.Type: GrantFiled: August 24, 2012Date of Patent: November 13, 2018Assignee: Institute of Microelectronics, Chinese Academy of SciencesInventors: Huilong Zhu, Miao Xu
-
Patent number: 10128351Abstract: Semiconductor devices and methods of manufacturing the same are provided. In one embodiment, the method may include: forming a first shielding layer on a substrate; forming one of source and drain regions with the first shielding layer as a mask; forming a second shielding layer on the substrate, and removing the first shielding layer; forming a shielding spacer on a sidewall of the second shielding layer; forming the other of the source and drain regions with the second shielding layer and the shielding spacer as a mask; removing at least a portion of the shielding spacer; and forming a gate dielectric layer, and forming a gate conductor as a spacer on a sidewall of the second shielding layer or a possible remaining portion of the shielding spacer.Type: GrantFiled: October 8, 2012Date of Patent: November 13, 2018Assignee: INSTITUTE OF MICROELECTRONICS, CHINESE ACADEMY OF SCIENCESInventors: Huilong Zhu, Qingqing Liang, Huicai Zhong
-
Patent number: 10115804Abstract: A method for manufacturing a semiconductor device, comprising: forming a gate trench on a substrate; forming a gate dielectric layer and a metal gate layer thereon in the gate trench; forming a first tungsten (W) layer on a surface of the metal gate layer, and forming a tungsten nitride (WN) blocking layer by injecting nitrogen (N) ions; and filling with W through an atomic layer deposition (ALD) process. The blocking layer prevents ions in the precursors from aggregating on an interface and penetrating into the metal gate layer and the gate dielectric layer. At the same time, adhesion of W is enhanced, a process window of W during planarization is increased, reliability of the device is improved and the gate resistance is further reduced.Type: GrantFiled: April 28, 2015Date of Patent: October 30, 2018Assignee: INSTITUTE OF MICROELECTRONICS, CHINESE ACADEMY OF SCIENCESInventors: Guilei Wang, Junfeng Li, Jinbiao Liu, Chao Zhao
-
Patent number: 10115641Abstract: There are provided a semiconductor arrangement, a method of manufacturing the same, and an electronic device including the semiconductor arrangement. According to an embodiment, the semiconductor arrangement may include a first semiconductor device and a second semiconductor device stacked in sequence on a substrate. Each of the first semiconductor device and the second semiconductor device may include a first source/drain layer, a channel layer and a second source/drain layer stacked in sequence, and a gate stack surrounding a periphery of the channel layer. The channel layer may comprise a semiconductor material different from that of the first source/drain layer and from that of the second source/drain layer.Type: GrantFiled: September 28, 2017Date of Patent: October 30, 2018Assignee: Institute of Microelectronics, Chinese Academy of SciencesInventor: Huilong Zhu
-
Patent number: 10096691Abstract: A method for forming a metal silicide. The method comprises: providing a substrate having a fin, a gate formed on the fin, and spacers formed on opposite sides of the gate; depositing a Ti metal layer; siliconizing the Ti metal layer; and removing unreacted Ti metal layer. As the Ti atoms have relatively stable characteristics, diffusion happens mostly to Si atoms while the Ti atoms rarely diffuse during the thermal annealing. As a result, current leakage can be prevented in a depletion region and thus leakage current of the substrate can be reduced.Type: GrantFiled: July 29, 2015Date of Patent: October 9, 2018Assignee: INSTITUTE OF MICROELECTRONICS, CHINESE ACADEMY OF SCIENCESInventors: Qingzhu Zhang, Lichuan Zhao, Xiongkun Yang, Huaxiang Yin, Jiang Yan, Junfeng Li, Tao Yang, Jinbiao Liu
-
Patent number: 10096717Abstract: The present disclosure discloses a MOSFET and a method for manufacturing the same, wherein the MOSFET comprises: an SOI wafer comprising a semiconductor substrate, a buried insulating layer on the semiconductor substrate, and a semiconductor layer on the buried insulating layer; a gate stack on the semiconductor layer; a source region and a drain region in the semiconductor layer on both sides of the gate stack; and a channel region in the semiconductor layer and located between the source region and the drain region, wherein the MOSFET further comprises a back gate which is located in the semiconductor substrate and has a first doped region as a lower portion of the back gate and a second doped region as an upper portion of the back gate, and the second doped region of the back gate is self-aligned with the gate stack. The MOSFET can adjust a threshold voltage by changing doping type and doping concentration of the back gate.Type: GrantFiled: November 18, 2011Date of Patent: October 9, 2018Assignee: INSTITUTE OF MICROELECTRONICS, CHINESE ACADEMY OF SCIENCESInventors: Huilong Zhu, Qingqing Liang, Haizhou Yin, Zhijiong Luo
-
Patent number: 10068803Abstract: A planarization process is disclosed. The method includes forming a trench in an area of a material layer which has a relatively high loading condition for sputtering. The method further includes sputtering the material layer to make the material layer flat.Type: GrantFiled: May 27, 2015Date of Patent: September 4, 2018Assignee: Institute of Microelectronics, Chinese Academy of SciencesInventors: Huilong Zhu, Jun Luo, Chunlong Li, Jian Deng, Chao Zhao
-
Patent number: 10068990Abstract: A MOS transistor with stacked nanowires and a method of manufacturing the same. The transistor may include a stack of cascaded nanowires extending in a first direction on a substrate; a gate stack extending in a second direction across the nanowire stack; source and drain regions disposed on opposite sides of the gate stack in the second direction; and a channel region constituted of the nanowire stack between the source and drain regions. The cascaded nanowires can be formed by repeated operations of etching back, and lateral etching and then filling of grooves, thereby increasing an effective width of the channel, increasing a total area of an effective conductive section, and thus improving a drive current.Type: GrantFiled: August 6, 2013Date of Patent: September 4, 2018Assignee: INSTITUTE OF MICROELECTRONICS, CHINESE ACADEMY OF SCIENCESInventors: Huaxiang Yin, Xiaolong Ma, Weijia Xu, Qiuxia Xu, Huilong Zhu