Patents Assigned to Integrated Technology Express, Inc.
-
Patent number: 7061282Abstract: A device for generating a pair of true/complementary-phase logic signals is provided. The device comprises a single-end to true/complementary-phase signal conversion circuit, a first stage circuit and a differential amplifier. The conversion circuit receives a single-end signal and converting the single-end signal to a first pair of true/complementary-phase signals. The first stage circuit receives the first pair of true/complementary-phase signals and performing a feedback control to obtain a second pair of true/complementary-phase signals. The differential amplifier receives the second pair of true/complementary-phase signals and outputs a pair of differential signals. Therefore, the rising time/falling time of one of the pair of differential signals is synchronized with the falling time/rising time of the other of the pair of differential signals.Type: GrantFiled: April 19, 2004Date of Patent: June 13, 2006Assignee: Integrated Technology Express Inc.Inventor: Ting-Li Hu
-
Patent number: 6583785Abstract: A variable clock rate device and a method of operating the device. When the display device is first initialized, a pixel clock and a memory read clock are set to the largest values. If the CPU reads from the memory area, the frequency of the pixel clock and the memory read clock is adjusted according to the frequency of the CPU update on-screen memory and the variation of the CPU change on-screen memory block. On the contrary, if the CPU does not initiate any updating, the pixel clock and the memory read clock are tuned down to the smallest possible values to conserve electricity.Type: GrantFiled: February 5, 2001Date of Patent: June 24, 2003Assignee: Integrated Technology Express Inc.Inventor: Chun Lin Yeh
-
Patent number: 6510482Abstract: A multiplexed bus data transmission control system, suitable for a multiplexed bus data flow control, according to the invention. The system includes a bus flow monitor, a critical value controller and a transmission control unit. The bus flow monitor is used to calculate the data flow of the multiplexed bus and to output a calculated result according to a time constant. The critical value controller receives the calculate result and outputs a corresponding critical value according to a ratio of the calculated result and the time constant. The transmission control unit is used to control a data transmission device using the multiplexed bus according to the critical value outputted from the critical value controller.Type: GrantFiled: April 25, 2000Date of Patent: January 21, 2003Assignee: Integrated Technology Express Inc.Inventor: Chen-Tsung Liu
-
Patent number: 6434708Abstract: A programmable timer is disclosed for use in conjunction with a microcontroller circuit. The timer is used as part of a time slice arbiter in a real time operating system, which arbiter manages device routines by allocating them to distinct code time slices executable by such microcontroller. The set up of time slices, including their number, sequence, duration, etc., can be configured and optimized to achieve a desired system performance level based on characteristics of an associated system bus, devices on the bus, etc. The timer operates as a hardware controller to direct the interrupt handler to various entry points in the corresponding routines associated with interrupt based devices on a system bus.Type: GrantFiled: April 9, 1999Date of Patent: August 13, 2002Assignee: Integrated Technology Express, Inc.Inventors: Jeffrey C. Dunnihoo, Minghua Lin
-
Patent number: 6403992Abstract: A complementary metal-oxide semiconductor (CMOS) device, employing circuit conversion to achieve coexistent multiple voltage levels without body effect. The CMOS device, formed by a typical twin-well process, has a high voltage CMOS, a low voltage CMOS and a circuit converter. The circuit converter raises the operation voltage of the low voltage PMOS in the low voltage CMOS (in the N-type substrate) up to that of the high voltage PMOS in the high voltage CMOS. Alternatively, the circuit converter reduces the operation voltage of the low voltage NMOS in the low voltage CMOS to that of the high voltage NMOS in the high voltage CMOS. Thus, the body effect does not occur to the CMOS device.Type: GrantFiled: August 30, 2001Date of Patent: June 11, 2002Assignee: Integrated Technology Express Inc.Inventor: Cheng-Ta Wei
-
Patent number: 6402032Abstract: A system that integrates the function of a computer input/output integrated circuit (IC) and a smart card reader. The integrated system includes a computer input/output IC and a reading device. The system is capable of eliminating interface problems resulting from non-standardized hardware in addition to a reduction in production cost and an improvement in working stability.Type: GrantFiled: November 9, 1999Date of Patent: June 11, 2002Assignee: Integrated Technology Express Inc.Inventors: Steven Huang, Scott Lin
-
Patent number: 6259291Abstract: A self-adjusting apparatus including a clock generator built within an IC generates an adjusted internal oscillating clock signal by referring to an external target signal while the IC is running in a normal mode, and a method for adjusting the internal oscillating clock signal of an IC by using the apparatus. While an IC is operating in a normal mode, which is a more power-consuming mode, the apparatus adjusts the internal oscillating clock signal of the IC by referring to the frequency of an external clock signal generated by an external clock generator. When the IC is forced to run in a power-down mode, which consumes less power, the self-adjusting apparatus is still able to provide a precise internal oscillating clock signal required for operating the electronic circuit without the presence of an external clock signal.Type: GrantFiled: February 17, 1999Date of Patent: July 10, 2001Assignee: Integrated Technology Express, Inc.Inventor: Cheng-Wang Huang
-
Patent number: 6202166Abstract: A state machine with a dynamic clock gating function according to the invention is disclosed. In the state machine, a gating clock control logic is used to gate a clock signal input to flip-flops which do not need a clock sample input. Accordingly, the total capacitance of capacitors which are charged/discharged following the state transition of a clock signal is greatly reduced, thereby decreasing the power consumption of the state machine.Type: GrantFiled: November 5, 1998Date of Patent: March 13, 2001Assignee: Integrated Technology Express Inc.Inventor: Chung-Wen Tang
-
Patent number: 6181169Abstract: A high-speed rail-to-rail comparator is described. The comparator has two PMOS transistors, two NMOS transistors, a current source and two voltage-dropped components. A first PMOS transistor has a source terminal coupled to a first voltage source and a gate terminal and a drain terminal coupled to each other. A second PMOS transistor has a source terminal coupled to the first voltage source, and a gate terminal of the second PMOS transistor coupled to the gate terminal of the first PMOS transistor. A first NMOS transistor has a drain terminal coupled to the drain terminal of the first PMOS transistor and a gate terminal coupled to a reference signal. A second NMOS transistor has a drain terminal of the first NMOS transistor coupled to the drain terminal of the second PMOS transistor and coupled to an output terminal. A gate terminal of the second NMOS transistor is coupled to an input terminal and a source terminal of the second NMOS transistor is coupled to a source terminal of the first NMOS transistor.Type: GrantFiled: October 28, 1999Date of Patent: January 30, 2001Assignee: Integrated Technology Express, Inc.Inventor: Ting-Li Hu
-
Patent number: 6119192Abstract: A circuit and method are provided for initializing configuration registers in a bus bridge controller so that peripheral devices can acquire functionality prior to initialization by a normal system Basic Input/Output System (BIOS) routine. The initialization information is stored in a supplemental configuration Electronically Erasable Programmable Read Only Memory (EEPROM), separate from a conventional system BIOS ROM. In addition, the register configuration information is stored in a flexible format so that only certain devices are pre-configured, or that certain devices are initialized before others. The invention has particular usefulness in personal computing systems which include a Peripheral Component Interconnect (PCI) bus, an ISA bus, and a system management bus (SMB) for providing access to the EEPROM.Type: GrantFiled: October 21, 1998Date of Patent: September 12, 2000Assignee: Integrated Technology Express, Inc.Inventors: Yen-Hsiung Kao, Limas M. Lin, Cyrus Chu
-
Patent number: 5978866Abstract: Higher speed data transactions between a host computer's system memory and a plurality of slow peripheral devices are accomplished by providing distributed DMA functions along with distributed pre-fetch buffers. The first I/O device accesses the host bus via a first DMA channel and a first pre-fetch buffer, the second I/O device accesses the host bus via a second DMA channel and a second pre-fetch buffer, and the third I/O device accesses the host bus via a third DMA channel and a third pre-fetch buffer. In a first DMA transaction, the first pre-fetch buffer is filled with data being transferred between the first I/O device and the host system memory. While the data are transferred between the pre-fetch buffer and either the first I/O device or the system memory, the second pre-fetch buffer is being filled pursuant to a second DMA transaction between the second I/O device and the system memory.Type: GrantFiled: May 16, 1997Date of Patent: November 2, 1999Assignee: Integrated Technology Express, Inc.Inventor: Yueh-Yao Nain