Patents Assigned to Intel Coropration
-
Patent number: 11935861Abstract: Disclosed herein are structures and techniques for underfill flow management in electronic assemblies. For example, in some embodiments, an electronic assembly may include a first component, a second component, an underfill on the first component and at least partially between the first component and the second component, and a material at a surface of the first component, wherein the material is outside a footprint of the second component, and the underfill contacts the material with a contact angle greater than 50 degrees.Type: GrantFiled: April 29, 2020Date of Patent: March 19, 2024Assignee: Intel CoroprationInventors: Frederick W. Atadana, Taylor William Gaines, Edvin Cetegen, Wei Li, Hsin-Yu Li, Tony Dambrauskas
-
Patent number: 11532574Abstract: Embodiments may relate to a semiconductor package that includes a die and a package substrate. The package substrate may include one or more cavities that go through the package substrate from a first side of the package substrate that faces the die to a second side of the package substrate opposite the first side. The semiconductor package may further include a waveguide communicatively coupled with the die. The waveguide may extend through one of the one or more cavities such that the waveguide protrudes from the second side of the package substrate. Other embodiments may be described or claimed.Type: GrantFiled: April 25, 2019Date of Patent: December 20, 2022Assignee: Intel CoroprationInventors: Aleksandar Aleksov, Georgios Dogiamis, Telesphor Kamgaing, Gilbert W. Dewey, Hyung-Jin Lee
-
Patent number: 11502124Abstract: Disclosed herein are IC structures, packages, and devices that include III-N transistors integrated on the same substrate or die as resonators of RF filters. An example IC structure includes a support structure (e.g., a substrate), a resonator, provided over a first portion of the support structure, and an III-N transistor, provided over a second portion of the support structure. The IC structure includes a piezoelectric material so that first and second electrodes of the resonator enclose a first portion of the piezoelectric material, while a second portion of the piezoelectric material is enclosed between the channel material of the III-N transistor and the support structure. In this manner, one or more resonators of an RF filter may be monolithically integrated with one or more III-N transistors. Such integration may reduce costs and improve performance by reducing RF losses incurred when power is routed off chip.Type: GrantFiled: January 16, 2019Date of Patent: November 15, 2022Assignee: Intel CoroprationInventors: Han Wui Then, Paul B. Fischer, Zdravko Boos, Marko Radosavljevic, Sansaptak Dasgupta
-
Patent number: 11393927Abstract: Embodiments herein describe techniques for a semiconductor device including a capacitor and a transistor above the capacitor. A contact electrode may be shared between the capacitor and the transistor. The capacitor includes a first plate above a substrate, and the shared contact electrode above the first plate and separated from the first plate by a capacitor dielectric layer, where the shared contact electrode acts as a second plate for the capacitor. The transistor includes a gate electrode above the substrate and above the capacitor; a channel layer separated from the gate electrode by a gate dielectric layer, and in contact with the shared contact electrode; and a source electrode above the channel layer, separated from the gate electrode by the gate dielectric layer, and in contact with the channel layer. The shared contact electrode acts as a drain electrode of the transistor. Other embodiments may be described and/or claimed.Type: GrantFiled: September 26, 2018Date of Patent: July 19, 2022Assignee: Intel CoroprationInventors: Travis W. Lajoie, Abhishek Sharma, Van H. Le, Chieh-Jen Ku, Pei-Hua Wang, Jack T. Kavalieros, Bernhard Sell, Tahir Ghani, Juan Alzate Vinasco
-
Patent number: 10971440Abstract: Semiconductor package assemblies and semiconductor packages incorporating an impedance-boosting channel between a transmitter die and a receiver die are described. In an example, a semiconductor package includes a package substrate incorporating the impedance-boosting channel having a first arc segment connected to the transmitter die and a second arc segment connected to the receiver die. The arc segments extend around respective vertical axes passing through a transmitter die electrical bump and a receiver die electrical bump, respectively. Accordingly, the arc segments introduce an inductive circuitry to increase signal integrity of an electrical signal sent from the transmitter die to the receiver die.Type: GrantFiled: September 30, 2016Date of Patent: April 6, 2021Assignee: Intel CoroprationInventors: Bok Eng Cheah, Jackson Chung Peng Kong, Khang Choong Yong, Po Yin Yaw, Kok Hou Teh
-
Patent number: 10955739Abstract: A mask process development having a consistent mask targeting is described. A method includes receiving an integrated circuit (IC) design. A test mask is generated that converts the IC design into one or more physical layouts. A set of one or more sub-resolution assist features (SRAFs) is inserted into the test mask. The set of one or more SRAFs is inserted into one or more other masks, which are derived from the test mask for mask targeting, such that the test mask and the one or more other masks include a same set of the one or more SRAFs.Type: GrantFiled: November 28, 2017Date of Patent: March 23, 2021Assignee: Intel CoroprationInventors: Harsha Grunes, Christopher N. Kenyon, Sven Henrichs