Abstract: In a field programmable gate array (FPGA) allowing dynamic reconfiguration in time multiplexing fashion, duplicate copies are configured in a time multiplexing manner which are functionally identical to a primary circuit specified for a predetermined FPGA's application. The primary and duplicate circuits are interrogated by a voting circuit which determines the existence of a faulted circuit in order to eliminate the faulted circuit from the operation of the FPGA. In this manner, without physical addition of redundant circuits, fault tolerancy for the FPGA is provided to minimize the cost, weight, volume, heat and energy associated issues of conventional redundance techniques.
Abstract: There is provided a reconfigurable computing system (10) for performing both script and rule processing. Reconfigurable computing system (10) generally includes a script processing module (100); a reconfigurable rule processing module (200); and a controller module (300). Reconfigurable rule processing module (200) includes a working memory portion (210a, 210b), a rule evaluation portion (230), and an interconnection portion (220, 222) for coupling together the working memory (210a, 210b) and rule evaluation (230) portions. The rule evaluation portion (230) is formed by a plurality of inference cells, each of which is configured to generate an inference signal responsive to at least a portion of an input signal. Controller module (300) which is coupled to both script processing module (100) and rule processing module (200) is capable of automatically actuating reconfiguration of rule processing module (200) in accordance with predetermined processing logic.
Abstract: A method of magnetic encoding of credit instruments having a strip form magnetic recording medium provides at least one data field on the strip. First and second magnetic field orientations are selected for recordation on the medium of successive, adjacent bit regions in an alternating field orientation pattern with the transition between such orientations defining the transition from one bit region to the next, signalling the initiation of a recorded bit representing either a binary "1" or a binary "0". A first bit region length d.sub.1 for representing one of the binary values "0" and a second bit region length d.sub.2 for representing the other binary value as well as the ratio of d.sub.1 /d.sub.2 are selected, with d.sub.1 /d.sub.2 being from about 0.1 to about 0.5. Thus, the magnetic field transition between adjacent bit regions signals a binary bit and the length of each bit region represents its binary value.