Patents Assigned to International Business Machine Corporations
-
Patent number: 8349670Abstract: A memory cell has N?6 transistors, in which two are access transistors, at least one pair [say (N?2)/2] are pull-up transistors, and at least another pair [say (N?2)/2] are pull-down transistors. The pull-up and pull-down transistors are all coupled between the two access transistors. Each of the access transistors and the pull-up transistors are the same type, p-type or n-type. Each of the pull-down transistors is the other type, p-type or n-type. The access transistors are floating body devices. The pull-down transistors are non-floating body devices. The pull-up transistors may be floating or non-floating body devices. Various specific implementations and methods of making the memory cell are also detailed.Type: GrantFiled: March 11, 2011Date of Patent: January 8, 2013Assignee: International Business Machines CorporationInventors: Josephine B. Chang, Leland Chang, Steven J. Koester, Jeffrey W. Sleight
-
Patent number: 8351426Abstract: A method for Ethernet virtualization using assisted frame correction. The method comprises receiving at a host adapter data packets from a network, storing the received data packets in host memory, storing the received data packets in a hardware queue located on the host adapter, setting a status indicator reflecting the status of the data packets based on results of the checking, and sending the status indicator to the host memory.Type: GrantFiled: March 20, 2008Date of Patent: January 8, 2013Assignee: International Business Machines CorporationInventors: Michael J. Cadigan, Jr., Jeffrey M. Turner, Stephen R. Valley
-
Patent number: 8349203Abstract: A method of forming a block copolymer pattern comprises providing a substrate comprising a topographic pre-pattern comprising a ridge surface separated by a height, h, greater than 0 nanometers from a trench surface; disposing a block copolymer comprising two or more block components on the topographic pre-pattern to form a layer having a thickness of more than 0 nanometers over the ridge surface and the trench surface; and annealing the layer to form a block copolymer pattern having a periodicity of the topographic pre-pattern, the block copolymer pattern comprising microdomains of self-assembled block copolymer disposed on the ridge surface and the trench surface, wherein the microdomains disposed on the ridge surface have a different orientation compared to the microdomains disposed on the trench surface.Type: GrantFiled: September 4, 2009Date of Patent: January 8, 2013Assignee: International Business Machines CorporationInventors: Ho-Cheol Kim, Sang-min Park, Charles T. Rettner
-
Patent number: 8352950Abstract: A method and apparatus for use in a computing environment to run a variety of applications in logical partitions. The apparatus includes one or more logical processors (LPs), one or more logical partitions (LPARs) configured to each access a share of processing resources of the LPs in accordance with predefined instructions, and an LPAR manager configured to determine an operational mode of each of the LPARs and any available amount of an excess of the share of the processing resources of the LPs and to dispatch the processing resources of at least a subset of the LPs to the LPARs in accordance with the respective predetermined shares and with respect to the determined operational mode of the respective LPARs and the amount, if any, of the excess share.Type: GrantFiled: January 11, 2008Date of Patent: January 8, 2013Assignee: International Business Machines CorporationInventors: Donna N. Dillenberger, Jeffrey P. Kubala, Bernard Pierce, Donald W. Schmidt
-
Patent number: 8352179Abstract: An enhanced navigation system allowing navigation route and destination planning according to user-specified criteria for the emotion state of persons along the route, at the destination, or both. The enhancement is accomplished by receiving a set of human emotion metrics corresponding to one or more parts of a navigation plan; determining if the human emotion metrics meet one or more user-specified criteria; responsive to not meeting the criteria, determining an alternate navigation plan until the user-specified criteria are met; and responsive to the criteria being met, presenting the navigation plan to the user for laying into a navigation system, and optionally during execution of the navigation plan updating the received human emotion metrics; repeating the determination against the user-specified criteria; and repeating the steps of determining an alternate navigation plan and presentation to a user responsive to the updated human emotion metrics not meeting the user-specified criteria.Type: GrantFiled: March 16, 2012Date of Patent: January 8, 2013Assignee: International Business Machines CorporationInventors: Paul B. French, Eric Thiebaut-George, Niall Jude Lucey, Edith Helen Stern, Michael Truss
-
Patent number: 8352415Abstract: The different illustrative embodiments provide a method, computer program product, and apparatus for converting a first image for a virtual machine formatted for a first virtual environment. A second image is created, wherein the second image is non-specific to any virtual environment. A determination is made whether a portion of files to be copied from the first virtual image to the second virtual image should be replaced using a compatibility matrix, wherein the compatibility matrix identifies changes between the first virtual environment and a second virtual environment. A replacement for the portion of the files is copied to the second image using the compatibility matrix responsive to a determination that the portion of the files in the set of files should be replaced. The file is copied to the second image responsive to an absence of a determination that the each file in the set of files should be replaced.Type: GrantFiled: June 15, 2010Date of Patent: January 8, 2013Assignee: International Business Machines CorporationInventors: Yulia Gaponenko, Alexey Miroshkin, Indrajit Poddar, Vladislav B. Ponomarev, Igor Sukharev
-
Patent number: 8352912Abstract: A computer program product is provided. The computer program product includes a computer useable medium having a computer readable program. The computer readable program when executed on a computer causes the computer to generate a topology role in a topology role tier that is included in a topology pattern. Further, the computer readable program when executed on a computer causes the computer to create a component in a component tier that is defined in the topology pattern such that the component corresponds to the topology role. In addition, the computer readable program when executed on a computer causes the computer to map the topology role to a deployment target.Type: GrantFiled: December 15, 2008Date of Patent: January 8, 2013Assignee: International Business Machines CorporationInventors: Mandar Ganesh Bhatkhande, Srikanth Bhattiprolu, Atul Ravindra Daherkar, Thomas Pollinger, Charles James Redlin, Chidanandan Theyancheri, Kai Mike Zhang
-
Patent number: 8350738Abstract: An exemplary differential track and hold amplifier includes a track stage including first and second linearized pairs connected in series at their respective inputs and in parallel at their respective outputs. The differential track and hold amplifier also includes a hold stage selectively coupled to the outputs of the first and second linearized pairs. The hold stage includes a unity gain buffer with feedback having a hold capacitor interconnected across its outputs. The differential track and hold amplifier also includes an output buffer coupled to the outputs of the hold stage. An exemplary analog-to-digital converter includes a differential track-and-hold amplifier, a voltage ladder, and a plurality of slices.Type: GrantFiled: January 20, 2011Date of Patent: January 8, 2013Assignee: International Business Machines CorporationInventors: Mihai Adrian Tiberiu Sanduleanu, Jean-Olivier Plouchart, Zeynep Toprak Deniz
-
Patent number: 8352940Abstract: An interface is provided between a virtual cluster proxy and a virtual I/O server on a logical partitioned platform. The virtual I/O server is configured to support virtual real memory. A command is received from a virtual cluster proxy. The virtual cluster proxy identifies whether the command is a virtual real memory command or a virtualization command. Virtual real memory commands and virtualization commands are marked by the virtual cluster proxy with a virtualization marker. The virtualization marker indicates that the command is a virtual real memory command or a virtualization command. The command is then forwarded to a logical partitioned platform. A virtual memory manager intercepts the command and identifies whether the command has been marked with the virtualization marker. If the command is marked with the virtualization marker, the virtual memory manager reroutes the command to the virtual I/O server.Type: GrantFiled: June 9, 2008Date of Patent: January 8, 2013Assignee: International Business Machines CorporationInventors: James A. Pafumi, Veena Patwari, Priya Paul, Steven Edward Royer
-
Patent number: 8349674Abstract: Embodiments of the present invention provide a method of forming a semiconductor structure. The method includes creating an opening inside a dielectric layer, the dielectric layer being formed on top of a substrate and the opening exposing a channel region of a transistor in the substrate; depositing a work-function layer lining the opening and covering the channel region; forming a gate conductor covering a first portion of the work-function layer, the first portion of the work-function layer being on top of the channel region; and removing a second portion of the work-function layer, the second portion of the work-function layer surrounding the first portion of the work-function layer, wherein the removal of the second portion of the work-function layer insulates the first portion of the work-function layer from rest of the work-function layer.Type: GrantFiled: March 28, 2011Date of Patent: January 8, 2013Assignee: International Business Machines CorporationInventors: Shom Ponoth, David V. Horak, Charles W. Koburger, III, Chih-Chao Yang
-
Patent number: 8352729Abstract: Disclosed is a computer implemented method and apparatus to secure a routing path. A local node receives a request for secure route identification from an upstream node. Responsive to receiving a request for secure route identification, the local node transmits a local node security level and an authentication key to the upstream node. The local node determines whether at least one downstream node is authentic and has sufficient security level from a second-level downstream node. The local node may then establish a socket to the upstream node.Type: GrantFiled: July 29, 2008Date of Patent: January 8, 2013Assignee: International Business Machines CorporationInventors: Robert S. Manning, Linda A. Zimmer, Jos M. Accapadi
-
Patent number: 8352920Abstract: An application builder system and methodology enables a user to create an application using a builder (“builder application”); interactively edit the builder application by adding and removing application objects; interactively edit the properties of the application objects, including a new property called “debug level”; interactively set values of parameters for a code generator, including the value of a new parameter called “debug level”; invoking the code generator to automatically generate application code; and running the resulting generated application.Type: GrantFiled: April 22, 2008Date of Patent: January 8, 2013Assignee: International Business Machines CorporationInventors: Danny Soroker, Netta M. Shani
-
Patent number: 8350269Abstract: Disclosed is a method of forming a semiconductor-on-insulator (SOI) structure on bulk semiconductor starting wafer. Parallel semiconductor bodies are formed at the top surface of the wafer. An insulator layer is deposited and recessed. Exposed upper portions of the semiconductor bodies are used as seed material for growing epitaxial layers of semiconductor material laterally over the insulator layer, thereby creating a semiconductor layer. This semiconductor layer can be used to form one or more SOI devices (e.g., single-fin or multi-fin MUGFET, multiple series-connected single-fin, multi-fin MUGFETs). However, placement of SOI device components in and/or on portions of the semiconductor layer should be predetermined to avoid locations which might impact device performance (e.g., placement of any FET gate on a semiconductor fin formed from the semiconductor layer can be predetermined to avoid interfaces between joined epitaxial semiconductor material sections).Type: GrantFiled: April 25, 2012Date of Patent: January 8, 2013Assignee: International Business Machines CorporationInventors: Subramanian S. Iyer, Edward J. Nowak
-
Patent number: 8352610Abstract: Systems, methods, apparatus and articles of manufacture are disclosed for tracking, propagation and matching of messages pertaining to the interest in and availability of services across autonomous service domains. In one embodiment of the invention, a system of distributed, federated service domains in a service-oriented environment is provided wherein each service domain comprises: a plurality of locally provided services; a plurality of service requesters; and a service registry comprising descriptions of: one or more locally provided services; and one or more requested services, each of the requested services being one of: a fulfilled reference to a foreign service; and an unfulfilled reference to a foreign service.Type: GrantFiled: November 25, 2009Date of Patent: January 8, 2013Assignee: International Business Machines CorporationInventors: Ignacio Silva-Lepe, Arun Kwangil Iyengar, Thomas Arthur Mikalsen, Isabelle M. Rouvellou, Revathi Subramanian
-
Patent number: 8350737Abstract: A flash analog to digital converter and a method and system for dynamically calibrating the flash analog to digital converter. The analog to digital converter may include a track and hold circuit and a plurality of comparators. The analog to digital converter may also include an under-sampling circuit configured to convert a digitized reference signal into an under-sampled digitized reference signal with a frequency of the calibration frequency divided by a positive number M. The under-sampling circuit may be further configured to calibrate a subsequent signal based on the under-sampled digitized reference signal.Type: GrantFiled: January 12, 2011Date of Patent: January 8, 2013Assignee: International Business Machines CorporationInventors: Mihai A. T. Sanduleanu, Jean-Oliver Plouchart
-
Patent number: 8350235Abstract: A system and method are provided for automatic dose-correction recipe generation, the system including a dose-correction recipe generator, a reticle data unit in signal communication with the recipe generator, a slit data unit in signal communication with the recipe generator, a process data unit in signal communication with the recipe generator, a wafer data unit in signal communication with the recipe generator, a control unit in signal communication with the recipe generator, and an output unit or a storage unit in signal communication with the control unit; and the method including receiving a current reticle data set and a previous reticle data set, receiving a current slit data set and a previous slit data set, receiving a process condition, receiving a wafer condition, automatically generating a dose-correction recipe in accordance with the received reticle, slit, process and wafer information, and controlling a dose in accordance with the generated recipe.Type: GrantFiled: July 27, 2009Date of Patent: January 8, 2013Assignees: Freescale Semiconductor, International Business Machines Corporation, Samsung Electronics Co., Ltd., Globalfoundries Singapore Pte., Ltd.Inventors: Hyung-Rae Lee, Dong Hee Yu, Sohan Singh Mehta, Niall Shepherd, Daniel A Corliss
-
Patent number: 8350343Abstract: Disclosed are embodiments of field effect transistors (FETs) having suppressed sub-threshold corner leakage, as a function of channel material band-edge modulation. Specifically, the FET channel region is formed with different materials at the edges as compared to the center. Different materials with different band structures and specific locations of those materials are selected in order to effectively raise the threshold voltage (Vt) at the edges of the channel region relative to the Vt at the center of the channel region and, thereby to suppress of sub-threshold corner leakage. Also disclosed are design structures for such FETs and method embodiments for forming such FETs.Type: GrantFiled: January 31, 2012Date of Patent: January 8, 2013Assignee: International Business Machines CorporationInventors: Brent A. Anderson, Edward J. Nowak
-
Patent number: 8352611Abstract: A method, data processing system, and computer program product for managing resources. A request for resources in the network data processing system is received. The request comprises requested values for a plurality of attributes for the resources in the network data processing system. In response to receiving the request, potential resources in the network data processing system are identified. The request is evaluated using a function configured to generate identified values for the plurality of attributes from the requested values in the request based on proximity scores for the plurality of attributes in the potential resources relative to an ideal allocation of the potential resources and resource weights for the plurality of attributes in the potential resources.Type: GrantFiled: June 29, 2010Date of Patent: January 8, 2013Assignee: International Business Machines CorporationInventors: Hari Haranath Maddhuri, Sudhee Nagabhushan Subrahmanya
-
Patent number: 8352540Abstract: Systems, methods, and computer products for communicating between a client and server by identifying and separating file data streams within a file are provided. The method comprises indicating the type of file data stream to be transmitted and transmitting the indicated file data stream. The transmitted file data stream is compared with a stored data stream. A non-redundant file data stream is stored based upon the outcome of the comparison. The transmitted file data stream and stored data stream may be compared according to a deduplication table based on data stream profiles.Type: GrantFiled: March 6, 2008Date of Patent: January 8, 2013Assignee: International Business Machines CorporationInventors: Matthew Joseph Anglin, Avishai Haim Hochberg, James Patrick Smith, Neil Gregory Rasmussen
-
Patent number: 8349729Abstract: Each of a first substrate and a second substrate includes a surface having a diffusion resistant dielectric material such as silicon nitride. Recessed regions are formed in the diffusion resistant dielectric material and filled with a bondable dielectric material. The patterns of the metal pads and bondable dielectric material portions in the first and second substrates can have a mirror symmetry. The first and second substrates are brought into physical contact and bonded employing contacts between metal pads and contacts between the bondable dielectric material portions. Through-substrate-via (TSV) structures are formed through bonded dielectric material portions. The interface between each pair of bonded dielectric material portions located around a TSV structure is encapsulated by two diffusion resistant dielectric material layers so that diffusion of metal at a bonding interface is contained within each pair of bonded dielectric material portions.Type: GrantFiled: March 13, 2012Date of Patent: January 8, 2013Assignee: International Business Machines CorporationInventors: Karl W. Barth, Ricardo A. Donaton, Spyridon Galis, Kevin S. Petrarca, Shahab Siddiqui