Patents Assigned to Intersil America Inc.
-
Patent number: 10111333Abstract: An embodiment of a power-supply module includes a molded package, power-supply components disposed within the package, and an inductor disposed within the package and over the power-supply components. For example, for a given output-power rating, such a power-supply module may be smaller, more efficient, and more reliable than, and may run cooler than, a power-supply module having the inductor mounted outside of the package or side-by-side with other components. And for a given size, such a module may have a higher output-power rating than a module having the inductor mounted outside of the package or side-by-side with other components.Type: GrantFiled: March 7, 2011Date of Patent: October 23, 2018Assignee: INTERSIL AMERICAS INC.Inventors: Jian Yin, Matthew Harris
-
Patent number: 9948180Abstract: A Buck switching regulator includes first Buck switching regulator circuitry is operable to generate a first output voltage from an input voltage and operable to generate a first sensed voltage having a value that is proportional to an output current being provided by the first Buck switching regulator circuitry. The first Buck switching regulator circuitry receives an input current and operates at a first duty cycle determined by a duty cycle signal. Input current sensing circuitry includes second Buck switching regulator circuitry coupled to the first Buck regulator switching circuitry to receive the duty cycle signal and to receive the first sensed voltage as an input voltage to the second Buck switching regulator circuitry. The second Buck switching regulator circuitry is operable responsive to the duty cycle signal to generate a second output voltage from the first sensed voltage.Type: GrantFiled: October 21, 2014Date of Patent: April 17, 2018Assignee: INTERSIL AMERICAS INCInventor: Robert L. Lyle, Jr.
-
Patent number: 9231712Abstract: Signals propagating from an aggressor communication channel can cause detrimental interference in a victim communication channel. One or more noise cancellers can generate an interference compensation signal to suppress or cancel the interference based on one or more settings. A controller can execute algorithms to find preferred settings for the noise canceller(s). The controller can use a feedback signal (e.g., receive signal quality indicator) received from a victim receiver during the execution of the algorithm(s) to find the preferred settings. One exemplary algorithm includes sequentially evaluating the feedback resulting from a predetermined list of settings. Another algorithm includes determining whether to move from one setting to the next based on the feedback values for both settings. Yet another algorithm includes evaluating a number of sample settings to determine which of the sample settings result in a better feedback value and searching around that sample setting for a preferred setting.Type: GrantFiled: March 25, 2014Date of Patent: January 5, 2016Assignee: Intersil Americas Inc.Inventors: Wilhelm Steffen Hahn, Wei Chen
-
Patent number: 9111955Abstract: An improved base for a NPN bipolar transistor. The base region is formed with Boron and Indium dopants for improved beta early voltage product and reduced base resistance.Type: GrantFiled: February 1, 2010Date of Patent: August 18, 2015Assignee: Intersil Americas Inc.Inventor: James D. Beasom
-
Patent number: 8975885Abstract: A controller for a switch mode regulator with discontinuous conduction mode (DCM) correction which includes a correction network and a modulator. The correction network detects a low load condition indicative of regulation error during DCM and asserts an adjust value indicative thereof. The modulator receives the adjust value and adjusts operation accordingly to improve regulation during DCM. The correction network receives or determines a regulation metric, such as periods between successive pulses of a pulse control signal, or a current sense signal indicative of load current, and compares the regulation metric with one or more thresholds for determining the level of adjustment. Adjustment may be made using one or more methods, such as adjusting pulse on-time, adjusting pulse off-time, adjusting frequency of operation, etc.Type: GrantFiled: May 2, 2011Date of Patent: March 10, 2015Assignee: Intersil Americas Inc.Inventors: Rhys S. A. Philbrick, Steven P. Laur
-
Patent number: 8933681Abstract: A novel integrated switched mode power supply circuit that provides supply voltages to an integrated circuit may be of minimal complexity and have the capacity for a wide range of input supply voltages. The novel power supply may include cascaded, unregulated step-down charge pumps (e.g. unregulated voltage splitters), one or more linear regulators coupled to the output of the cascaded voltage splitters, and a start-up current source to provide the IC supply current until the input supply voltage is sufficiently high for the voltage splitter(s) to be functional to provide the IC supply current. Furthermore, each voltage splitter may be activated or disabled depending on the value of the input supply voltage, and the input of a disabled voltage splitter may be shorted to its output via an integrated power switch. Using (cascaded) voltage splitters to provide the IC supply current reduces overall power dissipation in the IC.Type: GrantFiled: June 27, 2012Date of Patent: January 13, 2015Assignee: Intersil Americas Inc.Inventors: Demetri J. Giannopoulos, Aaron Shreeve
-
Patent number: 8836352Abstract: An integrated circuit comprises at least one pin and has at least one resistor connected between a reference voltage and the at least one pin. Current measurement circuitry applies a voltage across the at least one resistor and measures a current at the at least one pin responsive to the applied voltage in a first mode of operation. The measured current enables determination of a current limit set point for the integrated circuit. In a second mode of operation, the at least one resistor comprises a pull up resistor and the at least one pin that is connected to the at least one resistor comprises an open-drain output.Type: GrantFiled: June 11, 2009Date of Patent: September 16, 2014Assignee: Intersil Americas Inc.Inventors: William Brandes Shearon, Lawrence Gilbert Gough
-
Patent number: 8797043Abstract: An apparatus comprises an integrated circuit and an open connection detection circuit within the integrated circuit. The integrated circuit includes a plurality of inputs for connecting with a plurality of outputs of a multi-cell battery pack. The open connection detection circuit within the integrated circuit detects an open connection on at least one of the plurality of inputs from the multi-cell battery and generates a fault condition responsive thereto.Type: GrantFiled: June 30, 2011Date of Patent: August 5, 2014Assignee: Intersil Americas Inc.Inventors: Edgardo Laber, Anthony Allen, Carlos Martinez
-
Publication number: 20140210655Abstract: A sigma-delta converter may include a filter coupled to a first summation circuit and a second summation circuit. A multi bit quantizer may be coupled to the second summation circuit. A single bit digital-to-analog converter (DAC) may be included that defines a feedback path between the multi-bit quantizer and the first summation circuit. A feed-forward coefficient circuit defining a feed forward path between the first summation circuit and the second summation circuit may be included.Type: ApplicationFiled: March 31, 2014Publication date: July 31, 2014Applicant: INTERSIL AMERICAS INC.Inventors: Giri NK RANGAN, Roger LEVINSON, John M. CARUSO
-
Publication number: 20140206300Abstract: Signals propagating from an aggressor communication channel can cause detrimental interference in a victim communication channel. One or more noise cancellers can generate an interference compensation signal to suppress or cancel the interference based on one or more settings. A controller can execute algorithms to find preferred settings for the noise canceller(s). The controller can use a feedback signal (e.g., receive signal quality indicator) received from a victim receiver during the execution of the algorithm(s) to find the preferred settings. One exemplary algorithm includes sequentially evaluating the feedback resulting from a predetermined list of settings. Another algorithm includes determining whether to move from one setting to the next based on the feedback values for both settings. Yet another algorithm includes evaluating a number of sample settings to determine which of the sample settings result in a better feedback value and searching around that sample setting for a preferred setting.Type: ApplicationFiled: March 25, 2014Publication date: July 24, 2014Applicant: Intersil Americas Inc.Inventors: Wilhelm Steffen Hahn, Wei Chen
-
Patent number: 8786270Abstract: A synthetic ripple regulator including frequency control based on a reference clock. The regulator includes an error network, a ripple detector, a combiner, a ripple generator, a comparator network and a phase comparator. The error network provides an error signal indicative of relative error of the output voltage. The ripple detector provides a ramp control signal based on the input and output voltages and a pulse control signal. The combiner adjusts the ramp control signal based on a frequency compensation signal to provide an adjusted ramp control signal. The ripple generator develops a ripple control signal based on the adjusted ramp control signal. The comparator network develops the pulse control signal to control switching based on the error signal and the ripple control signal. The phase comparator compares the pulse control signal with the reference clock and provides the frequency compensation signal.Type: GrantFiled: August 24, 2011Date of Patent: July 22, 2014Assignee: Intersil Americas Inc.Inventors: Xuelin Wu, Xiping Yang, Sisan Shen, Jian-Song Chen
-
Patent number: 8779956Abstract: A sigma-delta converter may include a filter coupled to a first summation circuit and a second summation circuit. A multi bit quantizer may be coupled to the second summation circuit. A single bit digital-to-analog converter (DAC) may be included that defines a feedback path between the multi-bit quantizer and the first summation circuit. A feed-forward coefficient circuit defining a feed forward path between the first summation circuit and the second summation circuit may be included.Type: GrantFiled: November 28, 2011Date of Patent: July 15, 2014Assignee: Intersil Americas Inc.Inventors: Giri NK Rangan, Roger Levinson, John M. Caruso
-
Patent number: 8773170Abstract: Embodiments of the present invention are related to circuits and methods for generating a reference current (Idc). In an embodiment, a voltage-to-current converter circuit is used to generate the reference current (Idc) in dependence on a reference voltage (Vref) and a precision resistor (R0), wherein Idc=Vref/R0. A capacitor (C0) is used to shunt noise that couples into the voltage-to-current converter. A frequency dependent feedback network is used to compensate for instabilities introduced by the capacitor (C0). The capacitor (C0) can be used to shunt noise that couples into the voltage-to-current converter by connecting the capacitor (C0) in parallel with the precision resistor (R0). The frequency dependent feedback network can be used to compensate for instabilities introduced by the capacitor (C0) by connecting the frequency dependent feedback network between a feedback terminal of an amplifier of the voltage-to-current converter circuit and a terminal of the capacitor (C0).Type: GrantFiled: March 16, 2011Date of Patent: July 8, 2014Assignee: Intersil Americas Inc.Inventor: Brian Williams
-
Patent number: 8760631Abstract: A system and method for identifying a position of a moving object, regardless of static objects present in the optical field of an active infrared (IR) proximity detector, is provided. Moreover, a modulated light emitting diode (LED) signal is captured and processed through I/Q demodulation. Specifically, the reflections received at an IR sensor are demodulated to generate in-phase (I) and quadrature phase (Q) signals and the derivative of I/Q signals is obtained to isolate motion. For example, an I/Q domain differentiator or a high pass filter is employed to calculate the derivative, which actively remove the effects of all forms of static interference. Further, the phase of the derivative I/Q signals is determined and is utilized to reconstruct the distance at which the motion occurred.Type: GrantFiled: December 28, 2010Date of Patent: June 24, 2014Assignee: Intersil Americas Inc.Inventors: David W. Ritter, Itaru Hiromi
-
Patent number: 8754623Abstract: A DC-DC voltage converter has a pair of switching transistors to provide an output voltage and are alternately switched in a boost mode of operation responsive to control signals. An inductor is connected to the pair of switching transistor and has an inductor current flowing there through. A current sensor monitors an input current and generates a current sense signal responsive thereto. Control circuitry generates the control signals to the second pair of switching transistors responsive to the current sense signal, the output voltage and a current limit signal, wherein when the current limit signal indicates the inductor current exceeds a current limit the control signals configure the pair of switching transistors to decrease the inductor current.Type: GrantFiled: November 28, 2012Date of Patent: June 17, 2014Assignee: Intersil Americas, Inc.Inventors: Congzhong Huang, Sicheng Chen, Xuelin Wu
-
Patent number: 8754625Abstract: A converter according to one embodiment converts an AC voltage to a regulated output current provided to a DC load of a Z-type configuration. A filter capacitor is provided to average current flowing through the load. The converter includes a rectifier network for rectifying the AC voltage and for providing a rectified voltage, and a smoothing capacitor for smoothing the rectified voltage. The converter includes a hysteretic current mode controller which controls a switching transistor based on sensed voltage and sensed current provided through an inductor coupled in series with the load. The transistor is turned on when current reaches a low valley level and is turned off when the current reaches a peak level. Operation toggles in this manner while a sensed voltage is above a predetermined level. A valley fill network may be provided to keep sensed voltage from falling below the predetermined minimum level.Type: GrantFiled: June 16, 2011Date of Patent: June 17, 2014Assignee: Intersil Americas Inc.Inventor: Michael M. Walters
-
Publication number: 20140157015Abstract: A power converter comprises an input port configured to receive a source of power, an output port configured to provide output power, and a bridge circuit coupled to the input port. The bridge circuit comprises a first switch coupled in series with a second switch, and a third switch coupled in series with a fourth switch. A first clamp rectifier is coupled in series with a second clamp rectifier, and the first and second clamp rectifiers are coupled in parallel with the first and second switches. A first clamp capacitor is coupled between the first and second clamp rectifiers, with the first clamp capacitor operative to reduce power loss in the first and second clamp rectifiers. A first resonant inductor is coupled between the first and second switches. The power converter also includes a transformer operatively coupled to the bridge circuit, with the transformer comprising a primary winding and at least one secondary winding.Type: ApplicationFiled: August 12, 2011Publication date: June 5, 2014Applicant: INTERSIL AMERICAS INC.Inventors: Xiaodong (David) Zhan, Long (Robin) Yu, Shijia (Billy) Yang
-
Patent number: RE45227Abstract: A two-channel time-interleaved analog-to-digital converter (TIADC) system that provides for estimation and correction of offset, gain, and sample-time errors. Error in the offsets of the two ADCs that form the TIADC produces a spurious signal at the Nyquist frequency that can be used to minimize the difference of offsets of the ADCs. The difference in gain between the two ADCs produces spurious signals reflected around the Nyquist frequency whose magnitudes can be reduced by minimizing the difference in signal power between the two ADCs. An Automatic Gain Control loop corrects the scaling of the input signal due to the average of the gains of the ADCs. Phase error produces spurious signals reflected around the Nyquist frequency that are ?/2 out of phase with those due to the gain error. Minimizing the difference between the correlation of consecutive signals from the ADCs reduces the magnitude of these image tones.Type: GrantFiled: November 21, 2012Date of Patent: November 4, 2014Assignee: Intersil Americas, Inc.Inventor: Sunder S. Kidambi
-
Patent number: RE45343Abstract: Techniques for correcting component mismatches in an M-channel time-interleaved Analog to Digital Converter (ADC). In order to obtain an error measure for offset, gain or phase, errors, outputs from each ADC are either summed or averaged over No samples. Calling each of the sums or averages as Xk where k=1, 2, . . . , M, there are M such values as a result. A single value representing the mean of these M values, Xmean, is chosen as a reference value. The offset, gain and phase errors for the M different ADCs are then obtained from Xk?Xmean. The sign of each offset error, i.e., sign (Xk?Xmean), is then used to drive an adaptive algorithm whose output represents an offset correction value for the corresponding ADC. The offset, gain, and phase correction outputs from the adaptive algorithm is fed to an array of Digital-to-Analog converters (DACs) whose outputs are voltages or currents that directly or indirectly controls the offset, gain or phase setting of each individual ADC.Type: GrantFiled: November 21, 2012Date of Patent: January 20, 2015Assignee: Intersil Americas Inc.Inventor: Sundar S. Kidambi
-
Patent number: RE45773Abstract: A method for operating a voltage regulator controller, for use in a voltage regulator including coupled inductors, is provided as follows. A first signal is generated for driving a first switch of the voltage regulator. A second signal is generated driving a first switch of the voltage regulator. The voltage regulator determines whether a light-load condition exists. Upon determining the existence of a light-load condition, adjusting the phase difference between said first and second signals so that the first and second signals are approximately in-phase.Type: GrantFiled: January 31, 2014Date of Patent: October 20, 2015Assignee: Intersil Americas Inc.Inventors: Michael J. Houston, Christopher S. Saunders