Patents Assigned to INVENSAS CORP.
-
Patent number: 8735287Abstract: A microelectronic unit can include a semiconductor element having a front surface, a microelectronic semiconductor device adjacent to the front surface, contacts at the front surface and a rear surface remote from the front surface. The semiconductor element can have through holes extending from the rear surface through the semiconductor element and through the contacts. A dielectric layer can line the through holes. A conductive layer may overlie the dielectric layer within the through holes. The conductive layer can conductively interconnect the contacts with unit contacts.Type: GrantFiled: June 5, 2012Date of Patent: May 27, 2014Assignee: Invensas Corp.Inventors: Belgacem Haba, Giles Humpston, Moti Margalit
-
Publication number: 20140055942Abstract: A module may be configured for connection with a microelectronic assembly having terminals and a microelectronic element. The module may include a circuit panel bearing conductors configured to carry command and address information, co-support contacts coupled to the conductors, and module contacts coupled to the conductors.Type: ApplicationFiled: March 15, 2013Publication date: February 27, 2014Applicant: INVENSAS CORP.Inventors: Richard Dewitt Crisp, Belgacem Haba, Wael Zohni
-
Patent number: 8604605Abstract: A method of forming a microelectronic assembly includes positioning a support structure adjacent to an active region of a device but not extending onto the active region. The support structure has planar sections. Each planar section has a substantially uniform composition. The composition of at least one of the planar sections differs from the composition of at least one of the other planar sections. A lid is positioned in contact with the support structure and extends over the active region. The support structure is bonded to the device and to the lid.Type: GrantFiled: January 5, 2007Date of Patent: December 10, 2013Assignee: Invensas Corp.Inventors: Michael J. Nystrom, Giles Humpston
-
Patent number: 8592831Abstract: An integrally packaged optronic integrated circuit device including an integrated circuit die containing at least one of a radiation emitter and radiation receiver and having a transparent packaging layer overlying a surface of the die, the transparent packaging layer having an opaque coating adjacent to edges of the layer.Type: GrantFiled: October 26, 2006Date of Patent: November 26, 2013Assignee: Invensas Corp.Inventor: Avner Badehi
-
Publication number: 20130119520Abstract: A microelectronic element is disclosed that includes a semiconductor chip and a continuous monolithic metallic edge-reinforcement ring that covers each of the plurality of edge surfaces of the semiconductor chip and extending onto the front surface. The semiconductor chip may have front and rear opposed surfaces and a plurality of contacts at the front surface and edge surfaces extending between the front and rear surfaces. The semiconductor chip may also embody at least an active device or a passive device.Type: ApplicationFiled: November 11, 2011Publication date: May 16, 2013Applicant: INVENSAS CORP.Inventor: Ilyas Mohammed
-
Publication number: 20130099387Abstract: A microelectronic package may include a first microelectronic unit including a semiconductor chip having first chip contacts, an encapsulant contacting an edge of the semiconductor chip, and first unit contacts exposed at a surface of the encapsulant and electrically connected with the first chip contacts. The package may include a second microelectronic unit including a semiconductor chip having second chip contacts at a surface thereof, and an encapsulant contacting an edge of the chip of the second unit and having a surface extending away from the edge. The surfaces of the chip and the encapsulant of the second unit define a face of the second unit. Package terminals at the face may be electrically connected with the first unit contacts through bond wires electrically connected with the first unit contacts, and the second chip contacts through metallized vias and traces formed in contact with the second chip contacts.Type: ApplicationFiled: October 20, 2011Publication date: April 25, 2013Applicant: INVENSAS CORP.Inventors: Terrence Caskey, Ilyas Mohammed
-
Publication number: 20130070437Abstract: An interconnection component includes a low coefficient of thermal expansion (“CTE”) element having first and second surfaces defining a thickness, the element consisting essentially of a material having a first CTE of less than 10 parts per million per degree Celsius, the element having a plurality of contacts exposed at a first surface thereof. The component further includes a circuit panel having a dielectric element with first and second surfaces defining a thickness and a plurality of terminals exposed at the first surface, the circuit panel having a thickness greater than 50% of the thickness of the low-CTE element. A bonding layer including a dielectric material bonds the second surfaces of the circuit panel and the low CTE element to one another. Metalized vias are electrically connected with the terminals and the contacts, at least some vias extending through the bonding layer and through the thickness of the low-CTE element.Type: ApplicationFiled: September 20, 2011Publication date: March 21, 2013Applicant: INVENSAS CORP.Inventors: Ilyas Mohammed, Terrence Caskey
-
Publication number: 20130063918Abstract: An interconnection component includes a first support portion has a plurality of first conductive vias extending therethrough substantially perpendicular to surfaces thereof such that each via has a first end adjacent a first surface and a second end adjacent a second surface. A second support portion has a plurality of second conductive vias extending therethrough substantially perpendicular to surfaces thereof such that each via has a first end adjacent the first surface and a second end adjacent the second surface. A redistribution layer is disposed between the second surfaces of the first and second support portions, electrically connecting at least some of the first vias with at least some of the second vias. The first and second support portions can have a coefficient of thermal expansion (“CTE”) of less than 12 parts per million per degree, Celsius (“ppm/° C.”).Type: ApplicationFiled: September 14, 2011Publication date: March 14, 2013Applicant: INVENSAS CORP.Inventors: Belgacem Haba, Kishor Desai