Patents Assigned to IPDIA
-
Patent number: 9793340Abstract: The invention relates to a capacitor structure (2) comprising a silicon substrate (4) with first and second sides (6, 8), a double double Metal Insulator Metal trench capacitor (10) including a basis electrode (12), an insulator layer (16, 20), a second and a third conductive layers (18, 22); and comprising a second pad (26) and a fourth pad (30) coupled to the basis electrode (12), a first pad (24) and a third pad (28) coupled together, the first pad (24) being located on the same substrate side than the second pad (26), the third pad (28) being located on the same substrate side than the fourth pad (30), the third pad (28) being coupled to the second conductive layer (18), said second conductive layer (18) being flush with or protruding from the opposite second side (8).Type: GrantFiled: March 25, 2015Date of Patent: October 17, 2017Assignee: IPDIAInventors: Frédéric Voiron, Jean-René Tenailleau
-
Patent number: 9647057Abstract: A capacitor 3D-cell formed on a silicon substrate is designed for producing low equivalent serial resistance and high capacitor surface-density. It combines a trench capacitor structure, multiple contact pads to at least one of the electrodes and a track which connects the electrode through the multiple contact pads so as to bypass said electrode between trench portions which are located apart from each other.Type: GrantFiled: July 13, 2016Date of Patent: May 9, 2017Assignee: IPDIAInventor: Frédéric Voiron
-
Patent number: 9412681Abstract: The invention relates to an interposer device comprising a doped silicon substrate (1) having an epitaxial layer (24) on a first side and two through vias (11, 12) extending from the first side to a second side opposite to the first side of the doped silicon substrate. Each through via comprises a volume of doped silicon substrate delimited by a surrounding trench (7) extending from the first to the second side of the doped silicon substrate such that said surrounding trench is arranged so as to electrically isolate the doped silicon substrate surrounded by said trench. First and second conductive layers (121, 122) are laid respectively on first and second sides of the first through via so as to be electrically connected together and third and fourth conductive layers (112, 11) are laid respectively on surfaces of the second through via so as to be electrically connected together.Type: GrantFiled: December 6, 2012Date of Patent: August 9, 2016Assignee: IPDIAInventors: Jean-René Tenailleau, Gilles Ferru
-
Patent number: 8729665Abstract: An integration substrate for a system in package comprises a through-substrate via and a trench capacitor wherein with a trench filling that includes at least four electrically conductive capacitor-electrode layers in an alternating arrangement with dielectric layers. —The capacitor-electrode layers are alternatingly connected to a respective one of two capacitor terminals provided on the first or second substrate side. The trench capacitor and the through-substrate via are formed in respective trench openings and via openings in the semiconductor substrate, which have an equal lateral extension exceeding 10 micrometer. This structure allows, among other advantages, a particularly cost-effective fabrication of the integration substrate because the via openings and the trench openings in the substrate can be fabricated simultaneously.Type: GrantFiled: May 8, 2008Date of Patent: May 20, 2014Assignee: IPDIAInventors: Johan H. Klootwijk, Freddy Roozeboom, Jaap Ruigrok, Derk Reefman
-
Patent number: 8283750Abstract: The invention relates to an electric device including an electric element, the electric element comprising a first electrode (104) having a first surface (106) and a pillar (108), the pillar extending from the first surface in a first direction (110), the pillar having a length measured from the first surface parallel to the first direction, the pillar having a cross section (116) perpendicular to the first direction and the pillar having a sidewall surface (120) enclosing the pillar and extending in the first direction, characterized in—that, the pillar comprises any one of a score (124) and protrusion (122) extending along at least part of the length of the pillar for giving the pillar (108) improved mechanical stability. The electrode allows electrical elements such as capacitors, energy storage devices or diodes to be made with improved properties in a cost effective way.Type: GrantFiled: April 30, 2007Date of Patent: October 9, 2012Assignee: IPDIAInventors: Lionel Guiraud, Francois Lecornec, Johan H. Klootwijk, Freddy Roozeboom, David D. R. Chevrie
-
Patent number: 8237256Abstract: A device substrate has a device major surface, a semiconductor element on the device major surface, and electrically conductive device connectors extending across the device major surface. An interconnection substrate has an interconnection substrate having an interconnection major surface, the interconnection substrate defining at least one sealing recess recessed from the interconnection major surface, the sealing recess being surrounded by a sealing ring. The device substrate is mounted on the interconnection substrate with the interconnection major surface facing the device major surface, the sealing ring around the semiconductor element and with the device major surface sealed against the sealing ring so that the recess forms a sealed cavity containing the semiconductor element. Electrical interconnects extend across the interconnection major surface. Interconnection bumps are provided outside the sealing ring to electrically connect the device to the interconnect substrate.Type: GrantFiled: February 8, 2010Date of Patent: August 7, 2012Assignee: IpdiaInventors: Fabrice Verjus, Jean-Marc Yan-Nou, David Chevrie, Francois LeCornec, Nicolaas J. A. Van Veen
-
Patent number: 8085524Abstract: An electronic device includes at least one trench capacitor that can also take the form of an inverse structure, a pillar capacitor. An alternating layer sequence of at least two dielectric layers and at least two electrically conductive layers is provided in the trench capacitor or on the pillar capacitor, such that the at least two electrically conductive layers are electrically isolated from each other and from the substrate by respective ones of the at least two dielectric layers. A set of internal contact pads is provided, and each internal contact pad is connected with a respective one of the electrically conductive layers or with the substrate. A range of switching opportunities is opened up that allows tuning the specific capacitance of the capacitor to a desired value.Type: GrantFiled: November 2, 2006Date of Patent: December 27, 2011Assignee: IPDIAInventors: Freddy Roozeboom, Johan H. Klootwijk, Antonius L. A. M. Kemmeren, Derk Reefman, Johannes F. C. M. Verhoeven
-
Publication number: 20100316911Abstract: A multilayer structure, in particular a trench capacitor, is provided comprising a patterned layer structure comprising trenches, and a first electrode, wherein the patterned layer structure comprises a FASS-curve structure, and wherein at least parts of the first electrode are formed on the FASS-curve structure.Type: ApplicationFiled: October 20, 2008Publication date: December 16, 2010Applicant: IPDIAInventors: Olivier Tesson, Francois LeCornec
-
Patent number: 7839622Abstract: A capacitor device, an electronic circuit comprising a capacitor device, an electronic component, and a method of forming a capacitor device are described. In the capacitor device, a current-path region extends from one of two trench capacitor electrodes to a respective contact structure. The current-path region is obtainable by thinning the substrate from an original substrate thickness down to reduced substrate thickness either in a lateral substrate portion containing the capacitor region or over the complete lateral extension of the substrate before forming the first and second contact structures. The capacitor device exhibits a reduced impedance in the current-path region. This reduced impedance implies a low self-inductance and self-resistance that is caused by the current-path region.Type: GrantFiled: November 3, 2006Date of Patent: November 23, 2010Assignee: IPDIAInventor: Marion Matters-Kammerer
-
Publication number: 20100244189Abstract: An integration substrate for a system in package comprises a through-substrate via and a trench capacitor wherein with a trench filling that includes at least four electrically conductive capacitor-electrode layers in an alternating arrangement with dielectric layers. —The capacitor-electrode layers are alternatingly connected to a respective one of two capacitor terminals provided on the first or second substrate side. The trench capacitor and the through-substrate via are formed in respective trench openings and via openings in the semiconductor substrate, which have an equal lateral extension exceeding 10 micrometer. This structure allows, among other advantages, a particularly cost-effective fabrication of the integration substrate because the via openings and the trench openings in the substrate can be fabricated simultaneously.Type: ApplicationFiled: May 8, 2008Publication date: September 30, 2010Applicant: IPDIAInventors: Johan H. Klootwijk, Freddy Roozeboom, Jaap Ruigrok, Derk Reefman
-
Patent number: 7786014Abstract: The present invention provides a method for making a vertical interconnect through a substrate. The method makes use of a sacrificial buried layer 220 arranged in between the first side 202 and the second side 204 of a substrate 200. After having etched trenches 206 and 206? from the first side, the sacrificial buried layer 220 functions as a stop layer during etching of holes 218 and 218? from the second side, therewith protecting the trenches from damage during overetch of the holes. The etching of trenches is completely decoupled from etching of the holes providing several advantages for process choice and device manufacture. After removing part of the sacrificial buried layer to interconnect the trenches and the holes, the resulting vertical interconnect hole is filled to form a vertical interconnect.Type: GrantFiled: September 14, 2007Date of Patent: August 31, 2010Assignee: IPDIAInventors: Francois Neuilly, David D. R. Chevrie, Dominique Yon