Abstract: In an integrated circuit device that includes a first memory that is capable of inputting data into and/or outputting data from a second memory and a processing unit in which at least part of at least one data flow is changeable, the processing unit includes, in addition to a data processing section that processes data that is inputted from and/or outputted to the first memory, a first address outputting section that outputs a first address of data that is inputted and/or outputted between the first memory and the data processing section and a second address outputting section that outputs a second address of data that is inputted and/or outputted between the first memory and the second memory. By using part of the processing unit, where a data flow can be changed or reconfigured, for configuring a circuit that controls the memories, a cache memory system that is optimal for the processing executed by the integrated circuit device can be configured in the integrated circuit device.
Abstract: In the present invention, an input and/or output interface of at least one of a plurality of processing units forming a data processing system is designated independently of timing of execution of the processing unit, so as to allow the plurality of processing units to define various data paths at the program level.