Patents Assigned to IROC Technologies
-
Patent number: 7990759Abstract: The memory cell comprises first and second inverter circuits, connected in a loop. First and second decoupling transistors, normally turned off outside the write phases, are respectively connected between an output of the second inverter circuit and first and second inputs of the first inverter circuit. The memory cell is thereby protected against transient disturbances due to ionizing particles. The gates of the decoupling transistors are preferably respectively connected to a supply voltage for the P-type decoupling transistors and grounded for the N-type decoupling transistors.Type: GrantFiled: July 5, 2006Date of Patent: August 2, 2011Assignee: IROC TechnologiesInventors: Michel Nicolaidis, Renaud Perez
-
Publication number: 20110167324Abstract: The invention concerns a circuit protected against transitory perturbations, comprising a combinatorial logic circuit (10), having at least an output (A); a circuit (20) generating an error control code for said output, and a storage element (24) provided at said output, controlled by the circuit generating a control code to be transparent when the control code is correct, and to maintain its status when the control code is incorrect.Type: ApplicationFiled: February 19, 2011Publication date: July 7, 2011Applicant: iROC Technologies CorporationInventor: Michael Nicolaidis
-
Patent number: 7904772Abstract: The invention concerns a circuit protected against transitory perturbations, comprising a combinatorial logic circuit (10), having at least an output (A); a circuit (20) generating an error control code for said output, and a storage element (24) provided at said output, controlled by the circuit generating a control code to be transparent when the control code is correct, and to maintain its status when the control code is incorrect.Type: GrantFiled: June 17, 2009Date of Patent: March 8, 2011Assignee: iRoc TechnologiesInventor: Michael Nicolaidis
-
Patent number: 7778001Abstract: An integrated circuit chip comprising a number of semiconductor components exhibiting parasitic components through which a short-circuit between the circuit supply voltage and ground could occur, wherein said semiconductor components are distributed in elementary blocks, each elementary block being independently connected, for its power supply, to the supply or ground lines of the main supply network of the integrated circuit by a current-limiting device capable of stopping a short-circuit starting in the considered block, and each block being sized so that logic errors occurring in this block are correctable by error-correction means.Type: GrantFiled: June 16, 2006Date of Patent: August 17, 2010Assignee: IROC TechnologiesInventor: Michaël Nicolaidis
-
Publication number: 20090259897Abstract: The invention concerns a circuit protected against transitory perturbations, comprising a combinatorial logic circuit (10), having at least an output (A); a circuit (20) generating an error control code for said output, and a storage element (24) provided at said output, controlled by the circuit generating a control code to be transparent when the control code is correct, and to maintain its status when the control code is incorrect.Type: ApplicationFiled: June 17, 2009Publication date: October 15, 2009Applicant: iROC TechnologiesInventor: Michael Nicolaidis
-
Patent number: 7565590Abstract: The invention concerns a circuit protected against transitory perturbations, comprising a combinatorial logic circuit (10), having at least an output (A); a circuit (20) generating an error control code for said output, and a storage element (24) provided at said output, controlled by the circuit generating a control code to be transparent when the control code is correct, and to maintain its status when the control code is incorrect.Type: GrantFiled: June 19, 2007Date of Patent: July 21, 2009Assignee: iROC TechnologiesInventor: Michael Nicolaidis
-
Patent number: 7493549Abstract: An electronic circuit assembly having at least one memory with error correction. The assembly has at least one memory with an error detection circuit and an error correction circuit. The error detection circuit is short-circuited if no error is detected by the detection circuit. The data read in the memory are transmitted directly to a first stage of the assembly and, at the same time, to the error detection and correction circuits. If the detection circuit detects an error, it controls transmission to the first stage, by use of a multiplexer, of the data corrected by the correction circuit and performs decontamination of the stages liable to have been contaminated by the erroneous data. Each stage has a latch, the detection circuit then also holds the latches of the successor stages until the data has been corrected in the first stage.Type: GrantFiled: August 2, 2002Date of Patent: February 17, 2009Assignee: IROC TechnologiesInventor: Michel Nicolaidis
-
Patent number: 7380165Abstract: The assembly comprises a circuit for detecting errors in data supplied by at least one of the blocks of the assembly. When an error has been detected, the assembly is decontaminated by one circuit for backup and reconstitution of past states of a latch associated to a block. The backup and reconstitution circuit comprises a multiplexer and buffer register. The multiplexer comprises a first input directly connected to the output of the latch and a second input connected to this output via the buffer register. A control circuit controls the buffer register and the multiplexer so as to activate the buffer register writing function and connect the output of the multiplexer to its first input at each cycle, during a normal operation phase, and to read enable the buffer register and connect the multiplexer output to its second input during predetermined cycles of a decontamination phase.Type: GrantFiled: August 2, 2002Date of Patent: May 27, 2008Assignee: IROC TechnologiesInventor: Michel Nicolaidis
-
Patent number: 7380192Abstract: The invention concerns a circuit protected against transitory perturbations, comprising a combinatorial logic circuit (10), having at least an output (A); a circuit (20) generating an error control code for said output, and a storage element (24) provided at said output, controlled by the circuit generating a control code to be transparent when the control code is correct, and to maintain its status when the control code is incorrect.Type: GrantFiled: March 8, 2000Date of Patent: May 27, 2008Assignee: iROC TechnologiesInventor: Michaël Nicolaidis
-
Publication number: 20080077376Abstract: This application discloses a new, and useful computer implemented method and apparatus that can be used for the determination of SEU and SET disruptions in a cell or circuit, caused by ionizing particle strikes, including those caused by neutrons (cosmic rays), alpha particles or heavy ions. The method of the present invention includes a fast simulation tool (“TFIT”), which calculates the electrical effect of a particle's impact to a cell, or a circuit. The method is used to predict the soft error rate (SER) calculations and the FIT (number of failures-in-time) performance of designated test cell's design, depending on the type of particle environment specified. The method is designed to simulate the response of the cell or circuit to the stimuli caused by a particle strike. These stimuli are modeled as a “current source” placed between the drain and the source of each struck transistor.Type: ApplicationFiled: May 29, 2007Publication date: March 27, 2008Applicant: iROC TechnologiesInventors: Hafnaoui Belhaddad, Renaud Perez
-
Publication number: 20080028278Abstract: The invention concerns a digital circuit architecture including combinatorial circuits, and memory circuits. Systems for protection against different perturbations are used for different types of circuits based upon the functionality of the circuits.Type: ApplicationFiled: September 27, 2007Publication date: January 31, 2008Applicant: iROC TechnologiesInventor: Michael Nicolaidis
-
Publication number: 20070250748Abstract: The invention concerns a circuit protected against transitory perturbations, comprising a combinatorial logic circuit (10), having at least an output (A); a circuit (20) generating an error control code for said output, and a storage element (24) provided at said output, controlled by the circuit generating a control code to be transparent when the control code is correct, and to maintain its status when the control code is incorrect.Type: ApplicationFiled: June 19, 2007Publication date: October 25, 2007Applicant: iROC TechnologiesInventor: Michael Nicolaidis
-
Electronic circuitry protected against transient disturbances and method for simulating disturbances
Patent number: 7274235Abstract: The circuitry comprises successive stages, each comprising a combinatory logic circuit connected to the input of a first latch. Staggered clock signals are respectively associated with the first latches of the odd and even stages. Means for detecting a transient disturbance affecting the first latch of a stage and liable to propagate downstream, compare, in each stage, a value present on the output of the first latch of the stage considered at an observation time with a value present on the input of said first latch at a predetermined observation time taking account of the various propagation times.Type: GrantFiled: March 16, 2006Date of Patent: September 25, 2007Assignee: IROC TechnologiesInventor: Michel Nicolaidis -
Patent number: 7126320Abstract: A circuit for evaluating characteristics of duration and/or shape of an electric pulse induced in an element of an integrated circuit comprising an assembly of elements, each element being likely to receive an occasional external disturbance generating an electric pulse in the element, and a measurement circuit connected to the elements to determine said characteristics of an electric pulse generated in one of the elements.Type: GrantFiled: August 26, 2003Date of Patent: October 24, 2006Assignee: iROC TechnologiesInventor: Michael Nicolaidis
-
Patent number: 7124348Abstract: The invention concerns a data storage method enabling error detection and correction in an organized storage for reading and writing words of a first number (m) of bits and optionally for modifying only part of such a word, comprising the following steps which consist in: associating an error detection and correction code with a group of a second number (k?1) of words; and at each partial writing in the group of words, calculating a new code of the modified group of words; performing a verification operation and, if an error occurs, carrying out an error correction of the modified word and/or of the new code.Type: GrantFiled: October 31, 2002Date of Patent: October 17, 2006Assignee: iROC TechnologiesInventor: Michael Nicolaidis
-
Electronic circuitry protected against transient disturbances and method for simulating disturbances
Publication number: 20060220716Abstract: The circuitry comprises successive stages, each comprising a combinatory logic circuit connected to the input of a first latch. Staggered clock signals are respectively associated with the first latches of the odd and even stages. Means for detecting a transient disturbance affecting the first latch of a stage and liable to propagate downstream, compare, in each stage, a value present on the output of the first latch of the stage considered at an observation time with a value present on the input of said first latch at a predetermined observation time taking account of the various propagation times.Type: ApplicationFiled: March 16, 2006Publication date: October 5, 2006Applicant: iRoC TECHNOLOGIESInventor: Michel Nicolaidis -
Patent number: 7093176Abstract: A programmable built in self test, BIST, system for testing a memory, comprises an instruction register formed in the same chip as the memory; a circuit for loading the register by successive instructions, each instruction comprising at least one address control field, a first number (m) of operation fields, a number-of-operations field specifying a second number t+1, with t+1?m; a circuit controlled by the address control field to determine successive addresses; and a cycle controller for executing, for each successive address, the second number (t+1) of successive operations, each of which is determined by one of the t+1 first operation fields.Type: GrantFiled: March 3, 2003Date of Patent: August 15, 2006Assignee: iRoC TechnologiesInventors: Michaël Nicolaidis, Slimane Boutobza
-
Patent number: 6946985Abstract: The invention CONCERNS a device for reconfiguring an assembly of N basic electronic modules associated with k redundant modules comprising: N multiplexers each having a first terminal (di) capable of being connected to k+1 second terminals connected to the k+1 input/output terminals of a sequenced group of modules consisting of a basic module (Ui) and k other modules; N+k triggers (Fi) indicating a good or faulty condition of one of the N+k modules; and logic means associated with each multiplexer of rank j, where j is an integer ranging between 0 and N, to determine the number of triggers of rank 0 to j indicating a faulty condition, to determine the number of modules of the sequenced group associated with the module of rank j, to be counted to find a number of good modules equal to the first number, and to convert the first terminal of the multiplexer to its second terminal of rank equal to the second number.Type: GrantFiled: February 12, 2002Date of Patent: September 20, 2005Assignee: IROC TechnologiesInventor: Michael Nicolaidis
-
Publication number: 20040080343Abstract: A circuit for evaluating characteristics of duration and/or shape of an electric pulse induced in an element of an integrated circuit comprising an assembly of elements, each element being likely to receive an occasional external disturbance generating an electric pulse in the element, and a measurement circuit connected to the elements to determine said characteristics of an electric pulse generated in one of the elements.Type: ApplicationFiled: August 26, 2003Publication date: April 29, 2004Applicant: iROC TechnologiesInventor: Michael Nicolaidis