Abstract: A circuit device which is connected to an existing clocked memory circuit to provide additional clocked memory circuitry for a plurality of substantially independent switches within the parameters and constraints established at the main control station for an existing switch.