Patents Assigned to Leanics Corporation
-
Patent number: 8699551Abstract: The present invention relates to data processing techniques in multi-channel data transmission systems. In this invention, a novel approach is proposed to deal with FEXT interferences in the application of high/ultra-high speed Ethernet systems. Compared with the traditional FEXT cancellation approaches, the proposed FEXT canceller can deal with the non-causal part of FEXT, and thus can achieve better cancellation performance. Instead of using the conventional DFE, structure, TH precoding technique is incorporated into the proposed design to alleviate the error propagation problem. The resulting FEXT cancellers do not contain feedback loops which makes the high speed VLSI implementation easy. A modified design is also developed by using a finite signal as the input to the FEXT canceller such that the hardware complexity of the proposed FEXT canceller can be reduced.Type: GrantFiled: August 16, 2010Date of Patent: April 15, 2014Assignee: Leanics CorporationInventors: Jie Chen, Keshab K. Parhi
-
Patent number: 8600039Abstract: The present invention relates to design and implementation of low complexity adaptive echo and NEXT cancellers in multi-channel data transmission systems. In this invention, a highly efficient weight update scheme is proposed to reduce the computational cost of the weight update part in adaptive echo and NEXT cancellers. Based on the proposed scheme, the hardware complexity of the weight update part can be further reduced by applying the word-length reduction technique. The proposed scheme is general and suitable for real applications such as design of a low complexity transceiver in 10GBase-T. Different with prior work, this invention considers the complexity reduction in weight update part of the adaptive filters such that the overall complexity of these adaptive cancellers can be significantly reduced.Type: GrantFiled: August 16, 2010Date of Patent: December 3, 2013Assignee: Leanics CorporationInventors: Jie Chen, Keshab K. Parhi
-
Patent number: 8498343Abstract: The present invention relates to data processing techniques in multi-channel data transmission systems. In this invention, a method to efficiently deal with FEXT is proposed and a circuit architecture to implement the proposed MIMO-THP equalizer is developed for the application of high/ultra-high speed Ethernet systems. The proposed method relies on the fact that FEXT inherently contains information about the symbols transmitted from the far end transmitters and it can be viewed as a signal rather than noise. Compared with the traditional FEXT cancellation approaches, the proposed design inherits both advantages of MIMO equalization technique and TH precoding technique, thus having better performance. Unlike the existing MIMO-THP technology, the proposed design completely removes the feedback loops in the existing MIMO-THP architecture. Therefore, pipelining techniques can be easily applied to obtain a high-speed design of a multi-channel DSP transceiver.Type: GrantFiled: August 16, 2010Date of Patent: July 30, 2013Assignee: Leanics CorporationInventors: Jie Chen, Keshab K. Parhi
-
Patent number: 8416948Abstract: Secure Variable Data Rate Transceivers and methods for implementing Secure Variable Data Rate are presented. An efficient and systematic method and circuit for implementing secure variable data rate transceivers are presented. The SVDR method is based on block ciphers. An index method is presented for minimizing transmission overhead. This allows SVDR to achieve higher security by using the full ciphermode stream.Type: GrantFiled: June 4, 2010Date of Patent: April 9, 2013Assignee: Leanics CorporationInventors: Aaron E. Cohen, Keshab K. Parhi
-
Patent number: 8009823Abstract: A method to design low complexity and low power echo and NEXT cancellers based on wordlength reduction technique is presented. A circuit architecture to implement echo and cancellers is also presented. The low complexity and low power design relies on the fact that a TH precoder can be viewed as an IIR filter with an input equal to the sum of the original input to the TH precoder and a compensation signal. The proposed design also relies on the fact that sum of the original input to the TH precoder and the compensation signal has finite levels, which can be represented in less bits than the original input of the echo and NEXT cancellers. An improved design by exploiting the statistics of the compensation signal is also proposed to further bring down the complexity and power consumption of these cancellers.Type: GrantFiled: July 13, 2006Date of Patent: August 30, 2011Assignee: Leanics CorporationInventors: Keshab K. Parhi, Yongru Gu
-
Patent number: 7769099Abstract: The invention relates to techniques for implementing high-speed precoders, such as Tomlinson-Harashima (TH) precoders. In one aspect of the invention, look-ahead techniques are utilized to pipeline a TH precoder, resulting in a high-speed TH precoder. These techniques may be applied to pipeline various types of TH precoders, such as Finite Impulse Response (FIR) precoders and Infinite Impulse Response (IIR) precoders. In another aspect of the invention, parallel processing multiple non-pipelined TH precoders results in a high-speed parallel TH precoder design. Utilization of high-speed TH precoders may enable network providers to for example, operate 10 Gigabit Ethernet with copper cable rather than fiber optic cable.Type: GrantFiled: September 13, 2005Date of Patent: August 3, 2010Assignee: Leanics CorporationInventors: Keshab K. Parhi, Yongru Gu
-
Patent number: 7716553Abstract: A memory address generation method and circuit architecture for time-multiplexed RS-based LDPC code decoder is presented. The method is developed for non quasi-cyclic RS-based LDPC code decoder implementation. A circuit for the memory address generation method achieves low area. High throughput time-multiplexed RS-based LDPC code decoder design models and circuit architectures are presented. The decoder models are specifically developed for 10BASE-T (10-Gigabit Ethernet Transceiver Over Copper) system. These time-multiplexed architectures enable higher throughput with lower area.Type: GrantFiled: July 13, 2006Date of Patent: May 11, 2010Assignee: Leanics CorporationInventors: Sang-Min Kim, Keshab K. Parhi, Renfei Liu
-
Patent number: 7693233Abstract: A method to design parallel TH precoders and a circuit architecture to implement parallel TH precoders have been presented. The parallel design relies on the fact that a TH precoder can be viewed as an IIR filter with an input equal to the sum of the original input to the TH precoder and a compensation signal. The parallel design also relies on the fact that the compensation signal has finite levels. Therefore, precomputation techniques can be applied to calculate intermediate signal values for all possible values of the compensation signal.Type: GrantFiled: July 13, 2005Date of Patent: April 6, 2010Assignee: Leanics CorporationInventors: Yongru Gu, Keshab K. Parhi
-
Patent number: 7657816Abstract: Encoders and methods for designing encoders for Low Density Parity Check (LDPC) and other block codes are presented. An efficient and systematic method for designing partially parallel encoders is presented. A parallelism factor is selected such that the end result for the encoder is similar to the partially parallel G matrix multiplication method. In addition to the method an initial circuit is given for the G matrix multiplication encoder and the RU encoder. A circuit for the hybrid encoder is presented which achieves less power consumption and smaller area than an equivalent encoder based on the G matrix multiplication with a smaller critical path than previous encoders.Type: GrantFiled: July 13, 2006Date of Patent: February 2, 2010Assignee: Leanics CorporationInventors: Aaron E. Cohen, Keshab K. Parhi
-
Patent number: 7561633Abstract: A method to efficiently deal with FEXT crosstalk in wireline communication system via MIMO equalization is presented. A MIMO-DFE based receiver architecture is developed to demonstrate the advantage over the traditional receiver design. A MIMO structure for systems with TH precoding is also developed for 10GBASE-T application. The proposed architecture overcomes the limitation of the traditional schemes and achieves a better SNR performance and lower receiver complexity. The proposed method relies on the fact that FEXT inherently contains information about the symbols transmitted from the three far end transmitters and it can be viewed as a signal rather than noise. Therefore, MIMO techniques are applied to turn FEXT into a benefit for the receiver design.Type: GrantFiled: July 13, 2006Date of Patent: July 14, 2009Assignee: Leanics CorporationInventors: Keshab K. Parhi, Yongru Gu
-
Patent number: 7308640Abstract: Digital circuits and methods for designing digital circuits are presented. More particularly, the present invention relates to error correction circuits and methods in communications and other systems. In the present invention, a novel K-nested layered look-ahead method and its corresponding architecture, which combine K-trellis steps into one trellis step (where K is the encoder constraint length), are proposed for implementing low-latency high-throughput rate Viterbi decoder circuits. The main idea of the present invention involves combining K-trellis steps as a pipeline structure and then combining the resulting look-ahead branch metrics as a tree structure in a layered manner to decrease the ACS precomputation latency of look-ahead Viterbi decoder circuits. The proposed method guarantees parallel paths between any two trellis states in the look-ahead trellises and distributes the add-compare-select (ACS) computations to all trellis layers.Type: GrantFiled: August 19, 2004Date of Patent: December 11, 2007Assignee: Leanics CorporationInventors: Keshab K. Parhi, Junjin Kong
-
Patent number: 7120856Abstract: A joint code-encoder-decoder design approach and circuit architecture design for (3,k)-regular LDPC coding system implementation. The joint design process relies on a high girth (2,k)-regular LDPC code construction. The decoder realizes partly parallel decoding. The encoding scheme only contains multiplications between sparse matrices and vector and multiplication between a very small dense matrix and vector.Type: GrantFiled: September 24, 2003Date of Patent: October 10, 2006Assignee: Leanics CorporationInventors: Tong Zhang, Keshab K. Parhi