Abstract: An oversampling delta-sigma analog-to-digital converter suitable for single-cycle operation is provide. In a preferred embodiment of the present invention, only one multiply-accumulate processor is present in the digital filtering stage for decimating the output sequence R(I). A system controller produces precisely timed modulator enable (EnM) and digital filter enable (EnF) signals for coordinating activation of certain circuit elements and for managing power consumption of the system.