Patents Assigned to LogicVision, Inc.
-
Publication number: 20100037109Abstract: A method and a circuit of testing of a memory interface associated with an embedded memory in a semiconductor circuit involves writing to two memory locations in succession; reading the two memory locations in succession in the same order in which the two memory locations were written; capturing output data from the memory interface; and analyzing captured output data to determine whether said captured output data corresponds to expected data.Type: ApplicationFiled: October 15, 2009Publication date: February 11, 2010Applicant: LogicVision, Inc.Inventors: Benoit NADEAU-DOSTIE, Jean-François CÖTÉ
-
Patent number: 7617425Abstract: A method and a circuit of testing of a memory interface associated with an embedded memory in a semiconductor circuit involves writing to two memory locations in succession; reading the two memory locations in succession in the same order in which the two memory locations were written; capturing output data from the memory interface; and analyzing captured output data to determine whether said captured output data corresponds to expected data.Type: GrantFiled: May 24, 2006Date of Patent: November 10, 2009Assignee: LogicVision, Inc.Inventors: Benoit Nadeau-Dostie, Jean-François Côté
-
Patent number: 7453255Abstract: A method and circuit for measuring a time interval between transitions of periodic signals at nodes of a circuit-under-test (CUT), the signals having a periodic clock frequency, the method includes periodically latching a digital value of a first periodic signal at edges of an undersampling clock, simultaneously periodically latching a digital value of a second periodic signal at edges of the undersampling clock, combining the latched digital values of the first and second periodic signals to produce a combined output whose duty cycle is proportional to the time interval between a median edge of latched digital values of the first periodic signal and a median edge of latched digital values of the second periodic signal; and counting the number of undersampling clock cycles in which the combined output is a predetermined logic value within a predetermined time interval whereat the number is proportional to a time interval between a transition of the first periodic signal and a transition of the second periodicType: GrantFiled: November 19, 2004Date of Patent: November 18, 2008Assignee: LogicVision, Inc.Inventors: Stephen K. Sunter, Aubin P. J. Roy
-
Patent number: 7424656Abstract: A clocking method for at-speed scan testing for delay defects in cross-domain paths of interacting synchronous clock domains in a scan circuit, each path originating from a source memory element in one of the domains and terminating at a destination memory element in another of the domains and comprises selectively aligning either a capture edge or a launch edge of the clock of each domain with a corresponding edge of at least one other domain of the interacting synchronous clock domains to determine the cross-domain paths to be tested between a source domain and a destination domain; clocking memory elements in each domain at respective domain clock rates to launch signal transitions from source memory elements in source domains; and for each pair of interacting clock domains under test, capturing, in the destination domain, circuit responses to signal transitions launched along paths originating from the source domain and selectively disabling capturing, in the source domain, of circuit responses to signalType: GrantFiled: February 18, 2005Date of Patent: September 9, 2008Assignee: LogicVision, Inc.Inventors: Benoit Nadeau-Dostie, Jean-François Côté, Fadi Maamari
-
Patent number: 7370251Abstract: A method and circuit for collecting memory failure information on-chip and unloading the information in real time while performing a test of memory embedded in a circuit comprises, for each column or row of a memory under test, testing each memory location of the column or row according to a memory test algorithm under control of a first clock, selectively generating a failure summary on-circuit while testing each column or row of the memory; and transferring the failure summary from the circuit under control of a second clock within the time required to test the next column or row, if any, of the memory under test.Type: GrantFiled: October 23, 2003Date of Patent: May 6, 2008Assignee: LogicVision, Inc.Inventors: Benoit Nadeau-Dostie, Jean-François Côté
-
Publication number: 20080065929Abstract: A system for repairing embedded memories on an integrated circuit is disclosed. The system comprises an external Built-In Self-repair Register (BISR) associated with every reparable memory on the circuit. Each BISR is configured to accept a serial input from a daisy chain connection and to generate a serial output to a daisy chain connection, so that a plurality of BISRs are connected in a daisy chain with a fuse box controller. The fuse box controller has no information as to the number, configuration or size of the embedded memories, but determines, upon power up, the length of the daisy chain. With this information, the fuse box controller may perform a corresponding number of serial shift operations to move repair data to and from the BISRs and into and out of a fuse box associated with the controller.Type: ApplicationFiled: September 11, 2007Publication date: March 13, 2008Applicant: LOGICVISION, INC.Inventors: Benoit NADEAU-DOSTIE, Jean-Francois Cote
-
Patent number: 7257733Abstract: A self-repair circuit for a semiconductor memory provides input and output test selectors coupled to respective data bit group inputs and outputs, respectively and input and output repair selectors coupled between the input and output test selectors and functional inputs and functional outputs, respectively. This arrangement allows all data bit groups to be tested in one pass and all test and repair selector circuitry to be tested.Type: GrantFiled: June 16, 2004Date of Patent: August 14, 2007Assignee: LogicVision, Inc.Inventors: Benoit Nadeau-Dostie, Saman M. I. Adham
-
Patent number: 7219282Abstract: A circuit and a method are provided for testing the enable function of Boundary Scan Register bits that control the driver of unconnected I/O pins of an 1149.1-compliant IC during the IC's reduced pin-count access manufacturing test, and to test the connections to these pins during the test of a circuit board containing the IC, without causing excessive current if a pin is inadvertently short circuited.Type: GrantFiled: November 6, 2003Date of Patent: May 15, 2007Assignee: LogicVision, Inc.Inventors: Stephen K. Sunter, Pièrre Gauthier, Benoit Nadeau-Dostie
-
Patent number: 7194669Abstract: An improvement in a scan testing method for testing a circuit having memory elements arranged into one or more scan chains, the scan testing method having a shift phase for serially loading test patterns into the scan chains and serially unloading test response patterns from the scan chains and a capture phase for capturing the response of the circuit to the test pattern, includes, during the capture phase, connecting the serial output of each scan chain to its serial input and applying a predetermined number of capture clock cycles with the memory elements configured in a non-capture mode for all but the last capture clock cycle and configured in capture mode for the last capture clock cycle.Type: GrantFiled: December 19, 2003Date of Patent: March 20, 2007Assignee: LogicVision, Inc.Inventor: Benoit Nadeau-Dostie
-
Patent number: 7191374Abstract: A method of fault diagnosis of integrated circuits having failing test vectors with observed fault effects using fault candidate fault-effects obtained by simulation of a set of test vectors, comprises determining a fault candidate diagnostic measure for each fault candidate, the fault candidate diagnostic measure having a fault candidate match metric, an observed fault effect mismatch metric and a fault candidate excitation metric, ranking fault candidates in decreasing diagnostic measure order; and identifying fault candidate(s) having the highest diagnostic measure as the most likely cause of observed fault effects.Type: GrantFiled: May 12, 2003Date of Patent: March 13, 2007Assignee: LogicVision, Inc.Inventors: Fadi Maamari, Sonny Ngai San Shum, Benoit Nadeau-Dostie
-
Patent number: 7188274Abstract: A method and circuit for repairing a memory array having one or more memory segments each having one spare column and a predetermined number of spare rows common to all segments, the method comprises, while testing the memory array for failures, generating an equal number of unique segment repair solutions for each segment with each segment repair solution including one defective column address, if any, and a number of defective row addresses, if any, corresponding to the predetermined number of spare rows; and, after completing testing, analyzing all segment repair solution combinations consisting of one segment repair solution selected from each segment; and identifying the best segment repair solution combination of combinations having a number of different defective row addresses which is less than or equal to the predetermined number of spare rows.Type: GrantFiled: February 10, 2004Date of Patent: March 6, 2007Assignee: LogicVision, Inc.Inventors: Benoit Nadeau-Dostie, Robert A. Abbott
-
Patent number: 7158899Abstract: A method and circuit for measuring a statistical value of jitter for a data signal having a data rate fD, comprises digitally sampling the data signal at a sampling rate, fS, to produce sampled logic values, where fD/fS is a predetermined non-integer ratio; and analyzing the sampled values to deduce a statistical value of the jitter.Type: GrantFiled: September 23, 2004Date of Patent: January 2, 2007Assignee: LogicVision, Inc.Inventors: Stephen K. Sunter, Aubin P. J. Roy
-
Patent number: 7159159Abstract: A boundary scan cell for use in a circuit having a boundary scan shift register (BSSR) having boundary scan cells associated with pins of the circuit, the cell having a single-bit shift register element and an associated update latch, comprises a logic circuit for controlling the logic state of an associated pin, analog switches connecting the associated pin to analog test buses, and logic circuitry for selectively configuring the cell in a parametric test mode in which the cell shift register element controls the analog switches, and in a digital test mode in which the cell shift register element controls the logic state of the associated pin.Type: GrantFiled: April 16, 2003Date of Patent: January 2, 2007Assignee: LogicVision, Inc.Inventor: Stephen K. Sunter
-
Patent number: 7155651Abstract: A test clock controller for generating a test clock signal for scan chains in integrated circuits having one or more clock domains, comprises a shift clock controller for generating a shift clock signal for use in loading test patterns into scan chains in the clock domains and for unloading a test response patterns from the scan chains and for generating a burst phase signal after loading a test pattern; and a burst clock controller associated with each of one or more clock domains and responsive to a burst phase signal for generating a burst of clock pulses derived from a respective reference clocks and including a first group of burst clock pulses having a selected reduced frequency relative to the reference clock and a second group of burst clock pulses having a frequency corresponding to that of the reference clock.Type: GrantFiled: December 17, 2004Date of Patent: December 26, 2006Assignee: LogicVision, Inc.Inventors: Benoit Nadeau-Dostie, Jean-François Côté
-
Patent number: 7139946Abstract: A method of testing write enable lines of random access memory having at least one word having one or more write enable inputs for controlling write operations in the word, comprises, for a selected memory address, shifting a series of test bits through an addressed word via a first data input to the word, and for each test bit, performing a write operation to the word using a write enable test input derived from data outputs of the word or from a test write enable signal applied concurrently to each write enable input; and, after each write operation, comparing a last bit of the word against an expected value to determine whether there exists a defect in a write enable line.Type: GrantFiled: August 12, 2003Date of Patent: November 21, 2006Assignee: LogicVision, Inc.Inventors: Benoit Nadeau-Dostie, Saman M. I. Adham
-
Patent number: 7103860Abstract: A program product for use in generating test benches for verifying test structures embedded in a circuit, comprises a verification specification processor for parsing a verification specification containing test specifications for selected test structures and a test bench generator for each of one or more types of embedded test structures, each test bench generator being operable to process a test structure specification of a test structure of a corresponding test structure type and generate a test bench using data contained in said test specifications of said verification specification, data contained in said test structure specification and data contained in a test connection specification.Type: GrantFiled: January 23, 2003Date of Patent: September 5, 2006Assignee: LogicVision, Inc.Inventors: Paul Price, Jean-François Côté, Ajit Kumar Verma
-
Publication number: 20050273683Abstract: A method of designing a scan testable integrated circuit with embedded test objects for use in scan testing the circuit, comprises compiling a register-transfer level (RTL) circuit description of the circuit into an unmapped circuit description; extracting information from the unmapped circuit description for use in generating and inserting RTL descriptions of test objects into the RTL circuit description and for use in generating and inserting scan chains into the circuit; generating and inserting the RTL descriptions of the test objects into the RTL circuit description to produce a modified RTL circuit description; storing the modified RTL circuit description; synthesizing the modified RTL description into a gate level circuit description of the circuit; and constructing and inserting scan chains into the gate level circuit description according to information extracted from the unmapped circuit description.Type: ApplicationFiled: June 6, 2005Publication date: December 8, 2005Applicant: LogicVision, Inc.Inventors: Jean-Francois Cote, Benoit Nadeau-Dostie, Fadi Maamari
-
Patent number: 6961871Abstract: A software and hardware system and an associated methodology provides ATE-independent go/no-go testing as well as advanced failure diagnosis of integrated circuits for silicon debug, process characterization, production (volume) testing, and system diagnosis comprises an embedded test architecture designed within an integrated circuit; means for seamlessly transferring information between the integrated circuit and its external environment; and an external environment that effectuates the seamless transfer for the user to perform relevant test and diagnosis.Type: GrantFiled: September 18, 2001Date of Patent: November 1, 2005Assignee: LogicVision, Inc.Inventors: Givargis A. Danialy, Stephen V. Pateras, Michael C. Howells, Martin J. Bell, Charles Mc Donald, Stephen K. Sunter
-
Publication number: 20050240790Abstract: A clocking method for at-speed scan testing for delay defects in cross-domain paths of interacting synchronous clock domains in a scan circuit, each path originating from a source memory element in one of the domains and terminating at a destination memory element in another of the domains and comprises selectively aligning either a capture edge or a launch edge of the clock of each domain with a corresponding edge of at least one other domain of the interacting synchronous clock domains to determine the cross-domain paths to be tested between a source domain and a destination domain; clocking memory elements in each domain at respective domain clock rates to launch signal transitions from source memory elements in source domains; and for each pair of interacting clock domains under test, capturing, in the destination domain, circuit responses to signal transitions launched along paths originating from the source domain and selectively disabling capturing, in the source domain, of circuit responses to signalType: ApplicationFiled: February 18, 2005Publication date: October 27, 2005Applicant: LogicVision, Inc.Inventors: Benoit Nadeau-Dostie, Jean-Francois Cote, Fadi Maamari
-
Publication number: 20050240848Abstract: A masking circuit for selectively masking scan chain inputs and/or outputs during scan testing of an integrated circuit, comprises a mask register having at least two mask register elements for each scan chain to provide a plurality of masking modes; and an input and output mask control circuit for each scan chain, each mask control circuit being connected between a test pattern source and a signature register and between a serial input and a serial output of an associated scan chain and being responsive to mask control data stored in the register elements for configuring the associated scan chain in one of the plurality of masking modes during a scan test of the circuit.Type: ApplicationFiled: April 20, 2005Publication date: October 27, 2005Applicant: LogicVision, Inc.Inventors: Jean-Francois Cote, Paul Price, Benoit Nadeau-Dostie