Patents Assigned to LSI Solutions, Inc.
-
Patent number: 7613352Abstract: A DWT unit applies wavelet transform to an input signal to output transform coefficients, and a quantization unit quantizes those transform coefficients with a quantization step size determined according to target image quality. Then, a rate control unit controls the rate of coded data according to information on the quantization step size. Also, an image-quality control unit controls the rate of only part of coded data which is determined from a priority table. This achieves a compression encoder which operates at high speed with minimal operations.Type: GrantFiled: December 7, 2004Date of Patent: November 3, 2009Assignee: Mega Chips LSI Solutions Inc.Inventor: Yusuke Mizuno
-
Patent number: 7570288Abstract: A pixel signal of Bayer pattern output from an imaging device is subjected to interpolation in a pixel interpolation circuit, and converted into a YCbCr signal in a color space conversion circuit. A chroma value calculation circuit calculates a chroma value based on the pixel signal output from the imaging device. A look-up table converts the chroma value into a suppression signal. More specifically, when the chroma value is lower than a threshold value, the look-up table outputs a value lower than 1 as the suppression signal. The suppression signal is corrected in another look-up table, and then, works on Cr and Cb signals in multipliers. A signal in a low-chroma region is thereby suppressed.Type: GrantFiled: March 28, 2006Date of Patent: August 4, 2009Assignee: MegaChips LSI Solutions Inc.Inventors: Hiromu Hasegawa, Munehiro Mori, Nobuhiro Minami
-
Patent number: 7565476Abstract: The present invention provides a memory device of a type that outputs a ready signal to the outside, and that is capable of achieving an enhanced data transfer rate and a uniform latency time. A memory device according to the present invention includes a ready signal sending portion, and the ready signal sending portion monitors a memory portion to detect the memory portion becoming ready for reading or writing of specified data. The ready signal sending portion generates a first ready signal that changes from a busy state to a ready state after the detection and an enabling signal that changes from a disable state to an enable state on the basis of a preset ready generating timing value. When the first ready signal is in the ready state and the enabling signal is in the enable state, the ready signal sending portion sends to the outside a second ready signal that is in a ready state.Type: GrantFiled: November 2, 2006Date of Patent: July 21, 2009Assignee: MegaChips LSI Solutions Inc.Inventor: Takashi Oshikiri
-
Patent number: 7551214Abstract: Correlation values in the vertical direction, horizontal direction and two diagonal directions are obtained in a pixel signal of RGB Bayer pattern. The correlation values are calculated using G signals. Between a first pair of the vertical and horizontal directions and a second pair of the two diagonal directions, one pair having a greater correlation difference is selected. Then, a direction having a stronger correlation is selected in the selected pair having a greater correlation difference, and pixel interpolation is performed in the selected direction. Alternatively, pixel interpolation is performed following assignment of weights in two directions of the selected pair having a greater correlation difference in accordance with the proportion of their correlations.Type: GrantFiled: December 1, 2005Date of Patent: June 23, 2009Assignee: MegaChips LSI Solutions Inc.Inventor: Hiromu Hasegawa
-
Patent number: 7539352Abstract: A first pixel group containing a pixel of interest, a second pixel group containing the first pixel group, and a third pixel group containing the second pixel group are defined. A first reference pixel value is calculated based on the first pixel group, and a second reference pixel value is calculated based on the third pixel group. The second pixel group is divided into two sub-groups with respect to the second reference pixel value. The sub-group containing the pixel of interest is selected as a target set. In the target set, a pixel with a pixel value close to the first reference pixel value is selected as a corrective pixel. The pixel value of the pixel of interest is replaced with the pixel value of the corrective pixel.Type: GrantFiled: December 27, 2005Date of Patent: May 26, 2009Assignee: MegaChips LSI Solutions Inc.Inventors: Hiromu Hasegawa, Munehiro Mori, Nobuhiro Minami
-
Patent number: 7499089Abstract: A sensor such as a CCD image pickup device is equipped with a color filter of RGB Bayer array. An image is read from such a sensor (S1) and inputted to a color interpolation device as raw data (S2). The color interpolation device calculates additional values DH and DV of differential absolute values of pixel values in a horizontal direction and a vertical direction by using pixels of all colors in a peripheral area of a specified pixel (S3 and S4). The additional values DH and DV are compared with each other (S5) and when it is judged that there is a tendency of pixel drift in the horizontal direction or the vertical direction, S6 is executed. In S6, when a correlation in the vertical direction is strong, an interpolation using vertical adjacent pixels is performed and when a correlation in the horizontal direction is strong, an interpolation using horizontal adjacent pixels is performed. By this method, it is possible to improve the accuracy of color interpolation.Type: GrantFiled: November 18, 2004Date of Patent: March 3, 2009Assignee: Mega Chips LSI Solutions Inc.Inventor: Takashi Matsutani
-
Patent number: 7492650Abstract: The present invention provides a semiconductor storage device that requires no specialized circuit or the like for reading redundancy data from a redundancy region, and that is capable of freely changing the arrangement of the redundancy region in the memory array area. A semiconductor storage device of the present invention includes a memory array configured as shown below. The memory array includes a user region which is composed of given page units and where user data is stored, and a redundancy region which is composed of the same given page units and where redundancy data is stored. The area in the memory array can be used either as the user region or as the redundancy region.Type: GrantFiled: December 20, 2006Date of Patent: February 17, 2009Assignee: MegaChips LSI Solutions Inc.Inventors: Kumiko Mito, Takashi Oshikiri
-
Patent number: 7407505Abstract: An instrument and method for suturing wound closures is provided having a handle, shaft and suture engagement mechanism. The instrument provides for multiple placements or “bites” of suture in tissues to enable a wide variety of suturing techniques, including the ability to “run” a suture. The instrument further facilitates suture knot tying. The method of this instrument provides for rapid and effective remote suture placement and knot tying.Type: GrantFiled: May 13, 2004Date of Patent: August 5, 2008Assignee: LSI Solutions, Inc.Inventors: Jude S. Sauer, John F. Hammond, James W. Guelzow, Michael W. Fitzsimmons, Mark A. Bovard
-
Publication number: 20070255296Abstract: A therapeutic instrument for the ergonomic, effective and safe opening and closing of targeted remote tissue sites; includes a pistol grip style handle with a hand activated lever for needle deployment and, optionally, with features to control tissue cutting and guide wire installation; also incorporates a specialized elongated rigid or flexible instrument shaft, which enables vacuum assisted holding of tissue at a uniquely contoured distal tip, where placement of a suture in a purse string configures occurs along with, if desired, tissue cutting and guide wire passage.Type: ApplicationFiled: April 26, 2006Publication date: November 1, 2007Applicant: LSI Solutions, Inc.Inventor: Jude Sauer
-
Publication number: 20070248263Abstract: Color-difference signals that become unnecessary after rotation are deleted from a second pixel while saving color-difference signals that become necessary after rotation in the second pixel, to thereby form image data conforming to YUV422 format. The image data is then rotated, and subsequently the color-difference signals saved in the second pixel are returned to the original first pixel, to thereby form image data conforming to YUV422 format.Type: ApplicationFiled: August 4, 2006Publication date: October 25, 2007Applicant: MegaChips LSI Solutions Inc.Inventors: Takashi Matsutani, Satoru Kubota, Nobuhiro Minami
-
Publication number: 20070245073Abstract: A refresh controller transmits two refresh request signals of a first request signal which indicates a time at which a refresh operation of a DRAM may be performed and a second request signal which indicates a time at which a refresh operation of the DRAM must be performed, to an arbitrator. On the other hand, also transfer request signals each of which requests a data transfer are transmitted from plural data transfer parts, respectively, to the arbitrator. If no transfer request signal is input when a first request signal is input to the arbitrator, a refresh operation of the DRAM is performed. As a result, a refresh operation is performed when the crowding level of a bus is relatively low. This improves an efficiency in a data transfer.Type: ApplicationFiled: March 2, 2007Publication date: October 18, 2007Applicant: MegaChips LSI Solutions Inc.Inventor: Takashi MATSUTANI
-
Publication number: 20070226400Abstract: In an OTP memory, initially, a file A is recorded. When modification of the file A is needed, a modification file B is additionally written into the OTP memory. Storage information on the modification file B is also additionally written into a FAT area and a directory entry. When an application program issues a read request for the file A, a file system refers to the FAT area and the directory entry to recognize the existence of the modification file B and reads the file A and the modification file B out from a data area. Then, the file system modifies the file A on the basis of the modification file B and stores a modified file into a RAM. The application program accesses the file which is stored in the RAM.Type: ApplicationFiled: March 13, 2007Publication date: September 27, 2007Applicant: MegaChips LSI Solutions Inc.Inventor: Fumiaki Tsukazaki
-
Publication number: 20070192627Abstract: While a semiconductor memory operates in a first operation mode with high security, an encrypted command is inputted and then decoded to acquire the first address information. After the semiconductor memory comes into a second operation mode where the level of security is lower than that of the first operation mode, a command is inputted. Then, the second address information is acquired from the command. A control circuit in the semiconductor memory generates an address of 10 bits by using the first address information as a high-order 4 bits and the second address information as a low-order 6 bits and outputs the address to a memory array. With this operation, it becomes possible to read/write data from/to the memory array.Type: ApplicationFiled: January 30, 2007Publication date: August 16, 2007Applicant: MegaChips LSI Solutions Inc.Inventor: Takashi Oshikiri
-
Publication number: 20070183248Abstract: A bank controller, an information processing device, an imaging device, and a control method are provided which enable improved data communication processing between FIFO memories of processing blocks and a synchronous DRAM. An arbiter determines the order of priorities in data communication performed between FIFO memories and associated banks. A precharge period detecting block detects the states of precharge of the banks. A register stores data required to determine the order of priorities (data indicating whether the banks are in a precharge period, data indicating whether data communication request signals are presented). This enables the arbiter to exclude FIFO memories that are associated with banks that are not allowed to perform data communication. Efficient data communication is thus implemented between the FIFO memories and the synchronous DRAM.Type: ApplicationFiled: January 22, 2007Publication date: August 9, 2007Applicant: MegaChips LSI Solutions Inc.Inventor: Takashi MATSUTANI
-
Publication number: 20070177026Abstract: The least significant bits of respective count values of an H counter and a V counter are combined, to generate a timing signal defining a 2×2-size repeat block. A timing register including four registers each storing data which determines a color of each location within the repeat block is provided for each of input channels. A selector selects one of outputs of the timing registers based on the timing signal, and generates a signal designating a color of a pixel at a certain time for each of the input channels. A register storing black level correction data for each color is used in common by the input channels. For each of the input channels, an item of black level correction data at the certain time is selected based on the signal designating the color of the pixel at the certain time and input to a pre-processing circuit in each of the input channels.Type: ApplicationFiled: January 26, 2007Publication date: August 2, 2007Applicant: MegaChips LSI Solutions Inc.Inventor: Gen SASAKI
-
Publication number: 20070171710Abstract: A memory cell array includes a memory cell transistor storing data of a value in accordance with a set threshold voltage. A writing control unit controls writing of data in the memory cell transistor. A memory cell driving unit writes data in the memory cell transistor under the control of the writing control unit. The writing control unit is capable of setting at least three types of threshold voltages having different values for the memory cell transistor by controlling the memory cell driving unit, and uses only a plurality types of threshold voltages having values not adjacent to each other of the at least three types of threshold voltages in writing data in the memory cell transistor.Type: ApplicationFiled: December 21, 2006Publication date: July 26, 2007Applicant: MegaChips LSI Solutions Inc.Inventors: Kumiko MITO, Takashi Oshikiri
-
Publication number: 20070171737Abstract: The present invention provides a semiconductor storage device that requires no specialized circuit or the like for reading redundancy data from a redundancy region, and that is capable of freely changing the arrangement of the redundancy region in the memory array area. A semiconductor storage device of the present invention includes a memory array configured as shown below. The memory array includes a user region which is composed of given page units and where user data is stored, and a redundancy region which is composed of the same given page units and where redundancy data is stored. The area in the memory array can be used either as the user region or as the redundancy region.Type: ApplicationFiled: December 20, 2006Publication date: July 26, 2007Applicant: MegaChips LSI Solutions Inc.Inventors: Kumiko Mito, Takashi Oshikiri
-
Publication number: 20070171916Abstract: For an electronic apparatus in which data is transferred between a plurality of processing devices and a memory, a technique is provided which prevents the data transfer from being restricted and allows the processing devices to operate efficiently. The order of priorities of data transfer operations through channels is changed on the basis of a relation between thresholds and the amounts of data remaining respectively in FIFO buffers. This prevents the FIFO buffers from becoming empty of data, or from being filled up with data, which allows the devices to operate efficiently.Type: ApplicationFiled: December 14, 2006Publication date: July 26, 2007Applicant: MegaChips LSI Solutions Inc.Inventor: Takashi MATSUTANI
-
Publication number: 20070167868Abstract: A medical diagnostic instrument for the ergonomic effective and safe harvesting of specimen at targeted remote tissue sites includes a pistol grip style handle with a hand activated lever and a specialized elongated flexible double tube needle shaft inside of a protective sheath for use, in a preferred embodiment, within an endoscope. The length of needle shaft is adjusted using locking buttons. Moving another set of buttons sets the needle penetration depth. With a squeeze of the lever, a novel thin band drive mechanism advances the needle shaft out of its sheath, through adjacent tissue and into the targeted site. The double tube needle shaft incorporates a pointed distal tip attached to an innermost “grater” needle, which has sharp edged tissue cutting holes or “grating” features that are exposed by retracting back an overlying cover tube. Sliding back the cover tube is achieved via a cam. The sharp cutting surfaces of the grater tube communicate directly with a vacuum source attached near the handle.Type: ApplicationFiled: January 18, 2006Publication date: July 19, 2007Applicant: LSI Solutions, Inc.Inventor: Jude Sauer
-
Publication number: 20070156818Abstract: The present invention has an object to enrich expression of contents of an e-mail message. In a mobile phone (1), text data (TxD) is input, and a 3D authoring operation is carried out. The text data (TxD) and 3D authoring instruction data (DD) are transmitted from the mobile phone (1) to a server (3), and then, scenario data (SD) which is control information about 3D graphics is generated in the server (3). The text data (TxD) and scenario data (SD) are stored in the server (3) as 3D message information (MD). When access information to the 3D message information (MD) is notified from the mobile phone (1) to a mobile phone (2), the mobile phone (2) makes access to the server (3) to download the 3D message information (MD) and a necessary 3D font. 3D character mail is thereby reproduced in the mobile phone (2).Type: ApplicationFiled: October 1, 2004Publication date: July 5, 2007Applicant: MegaChips LSI Solutions Inc.Inventors: Motoyasu Tanaka, Yuji Sakai, Hiroyuki Nakajima