Abstract: A substrate with a number of memory chips in a standard arrangement. However, the traces for either or both of data and address lines are intermixed, such that, for example, D0 can be re-routed so that it need not connect to D0 on a particular memory chip. For an add-on card or module with the processor and SRAM on the same card, the connections between the processor pins and the SRAM pins can be intermixed. For a memory add-on card or module, the lines between the module connector and the memory chip pins can be intermixed. Since all of the bits get addressed in any event in each chip, it is transparent to the user that such a re-routing has occurred. Such a re-routing will simplify the trace layout significantly, eliminating required cross-overs.