Patents Assigned to MagSil Corporation
-
Publication number: 20150055410Abstract: Memory circuit and method for at least partially dissipating an external magnetic field before the magnetic field affects operation of an array of addressable magnetic storage element stacks in the memory circuit. Multiple dummy magnetic storage element stacks are provided around the periphery of the array. Each of the dummy stacks is substantially circular for orienting along the external magnetic field, thereby causing the dissipation. Each of the addressable and the dummy stacks may be formed with a magnetic tunnel junction (MTJ).Type: ApplicationFiled: June 6, 2011Publication date: February 26, 2015Applicant: MAGSIL CORPORATIONInventor: Krishnakumar Mani
-
Publication number: 20150031146Abstract: In one embodiment of the invention, there is provided a tool for annealing a magnetic stack. The tool includes a housing defining a heating chamber; a holding mechanism to hold at least one wafer in a single line within the heating chamber, a heating mechanism to heat the at least one wafer; and a magnetic field generator to generate a magnetic field whose field lines pass through the single line of wafers during a magnetic annealing process; wherein the holding mechanism comprises a wafer support of holding the single line of wafers between the heating mechanism and the magnetic field generator. The tool may be a rapid thermal processor retrofitted with the magnetic field generator.Type: ApplicationFiled: March 19, 2012Publication date: January 29, 2015Applicant: MagSil CorporationInventor: Krishnakumar Mani
-
Publication number: 20150023096Abstract: A magnetic memory cell is provided. The cell comprises first and second free layers; and an intermediate layer separating the first and second free layers, wherein the first and second free layers are magnetostatically coupled.Type: ApplicationFiled: April 9, 2012Publication date: January 22, 2015Applicant: MagSil CorporationInventor: Jannier Maximo Roiz Wilson
-
Publication number: 20150021724Abstract: Embodiments of the invention disclose magnetic memory cell configurations in which a magnetic storage structure is coupled to an upper metal layer with minimal overlay margin. This greatly reduces a size of the memory cell.Type: ApplicationFiled: April 11, 2012Publication date: January 22, 2015Applicant: MAGSIL CORPORATIONInventor: Krishnakumar Mani
-
Publication number: 20140301138Abstract: Memory cell comprising two conductors, with a serially connected magnetic storage element and a Schottky diode between the two conductors. The Schottky diode provides a unidirectional conductive path between the two conductors and through the element. The Schottky diode is formed between a metal layer in one of the two conductors and a processed junction layer. Methods for process and for operation of the memory cell are also disclosed. The memory cell using the Schottky diode can be designed for high speed operation and with high density of integration. Advantageously, the junction layer can also be used as a hard mask for defining the individual magnetic storage element in the memory cell. The memory cell is particularly useful for magnetic random access memory (MRAM) circuits.Type: ApplicationFiled: June 6, 2011Publication date: October 9, 2014Applicant: MagSil CorporationInventor: Krishnakumar Mani
-
Publication number: 20140256061Abstract: A method for fabricating a magnetic film structure is provided. The method comprises forming a magnetic structure on a bottom electrode layer, the magnetic structure comprising at least one pinned bottom magnetic film layer having a fixed magnetic orientation; at least one top magnetic film layer whose magnetic orientation can be manipulated by a current; and a tunneling layer between the bottom magnetic film layer and the top magnetic film layer; forming a metallic hard mask atop the magnetic structure; patterning and etching the metallic hard mask to define exposed areas of the magnetic structure; selectively etching the exposed areas of the magnetic structure by a chemical etch process based on a CO etch chemistry to form discrete magnetic bits.Type: ApplicationFiled: August 19, 2011Publication date: September 11, 2014Applicant: MAGSIL CORPORATIONInventors: Krishnakumar Mani, Benjamin Chen
-
Publication number: 20140254250Abstract: Memory circuit comprising an addressable magnetic tunnel junction (MTJ) stack, forming a magnetic storage element in the circuit. The MTJ stack comprises a tunnel oxide layer between a free layer and a fixed layer. A stress inducing layer is disposed adjacent to the free layer to provide tensile or compressive stress to the free layer, in order to manipulate a magnetic field that is required to write a bit into the MTJ stack. Method of using the memory circuit is also proposed.Type: ApplicationFiled: August 12, 2011Publication date: September 11, 2014Applicant: MAGSIL CORPORATIONInventor: Krishnakumar Mani
-
Patent number: 8711612Abstract: Disclosed is a memory circuit and method of forming the same. The memory circuit comprises a lower metallization layer defining first conducting lines. A continuous magnetic storage element stack is atop the lower metallization layer wherein a bottom electrode of the stack is in direct contact with the first conducting lines. An upper metallization layer is atop the continuous magnetic storage element stack, the upper metallization layer defining second conducting lines, which are in direct contact with said continuous magnetic storage element stack. Localized areas of the continuous magnetic storage element stack define discrete magnetic bits, each energizable through a selected pair of the first and second conducting lines. In a second aspect and a third aspect, the continuous magnetic storage element stack is respectively partially and fully etched through a single mask, to define the discrete magnetic bits.Type: GrantFiled: December 3, 2010Date of Patent: April 29, 2014Assignee: MagSil CorporationInventor: Krishnakumar Mani
-
Patent number: 8703393Abstract: A method for fabricating a circuit, by defining a first set of resist features on a substrate and corresponding to a first mask layout, followed by defining a second set of resist features on the substrate corresponding to a second mask layout, wherein the second set adds to the first set for rectifying an error in either mask layout. In another aspect, the method is by defining a first set of resist features on a substrate and corresponding to a first mask layout that has an error, etching the substrate while the first set protects selected regions, defining a second set of resist features on the substrate and corresponding to a second mask layout, followed by etching the substrate to selectively remove portions of the selected regions for rectifying the error.Type: GrantFiled: June 7, 2011Date of Patent: April 22, 2014Assignee: MagSil CorporationInventor: Krishnakumar Mani
-
Publication number: 20140091412Abstract: In one embodiment, there is provided a non-volatile magnetic memory cell. The non-volatile magnetic memory cell comprises a switchable magnetic element; and a word line and a bit line to energize the switchable magnetic element; wherein at least one of the word line and the bit line comprises a magnetic sidewall that is discontinuous.Type: ApplicationFiled: December 10, 2013Publication date: April 3, 2014Applicant: MagSil CorporationInventor: Krishnakumar Mani
-
Publication number: 20140042569Abstract: Magnetic memory cell comprising two conductors and a magnetic storage element between the two conductors, wherein a magnetic enhancement layer (MEL) is provided in the proximity of at least along a partial length of at least one of the two conductors. The MEL is for enhancing a magnetic field in the element when the two conductors are energized. Methods for operation and fabrication process for the memory cell are also disclosed. The memory cell is particularly for use in magnetic random access memory (MRAM) circuits, when using magnetic tunnel junction (MTJ) stacks as the magnetic storage elements.Type: ApplicationFiled: September 17, 2013Publication date: February 13, 2014Applicant: MagSil CorporationInventor: Krishnakumar Mani
-
Patent number: 8625340Abstract: In one embodiment, there is provided a non-volatile magnetic memory cell. The non-volatile magnetic memory cell comprises a switchable magnetic element; and a word line and a bit line to energize the switchable magnetic element; wherein at least one of the word line and the bit line comprises a magnetic sidewall that is discontinuous.Type: GrantFiled: December 29, 2011Date of Patent: January 7, 2014Assignee: Magsil CorporationInventor: Krishnakumar Mani
-
Publication number: 20130308375Abstract: A semiconductor integrated circuit comprising a first circuit area for a low voltage operation and a second circuit area for a high voltage operation. The circuit areas comprise two vertically stacked backend patterned metal layers that are separated by an inter-metallic dielectric (IMD). The two metal layers and the IMD form a combination that is operable at the low voltage. The first circuit area uses a first portion of the combination for operating at the low voltage and the second circuit area uses a second portion of the combination for routing at the high voltage, the two metal layers in the second portion being interconnected through the IMD by via hole, for withstanding the high voltage. The first portion may comprise an array of magnetic random access memory (MRAM) devices and the second circuit area may comprise a display drive circuit.Type: ApplicationFiled: July 30, 2013Publication date: November 21, 2013Applicant: MagSil CorporationInventor: Krishnakumar Mani
-
Patent number: 8565012Abstract: Magnetic memory cell comprising two conductors and a magnetic storage element between the two conductors, wherein a magnetic enhancement layer (MEL) is provided in the proximity of at least along a partial length of at least one of the two conductors. The MEL is for enhancing a magnetic field in the element when the two conductors are energized. Methods for operation and fabrication process for the memory cell are also disclosed. The memory cell is particularly for use in magnetic random access memory (MRAM) circuits, when using magnetic tunnel junction (MTJ) stacks as the magnetic storage elements.Type: GrantFiled: June 6, 2011Date of Patent: October 22, 2013Assignee: Magsil CorporationInventor: Krishnakumar Mani
-
Patent number: 8526221Abstract: A semiconductor integrated circuit comprising a first circuit area for a low voltage operation and a second circuit area for a high voltage operation. The circuit areas comprise two vertically stacked backend patterned metal layers that are separated by an inter-metallic dielectric (IMD). The two metal layers and the IMD form a combination that is operable at the low voltage. The first circuit area uses a first portion of the combination for operating at the low voltage and the second circuit area uses a second portion of the combination for routing at the high voltage, the two metal layers in the second portion being interconnected through the IMD by via hole, for withstanding the high voltage. The first portion may comprise an array of magnetic random access memory (MRAM) devices and the second circuit area may comprise a display drive circuit.Type: GrantFiled: October 11, 2010Date of Patent: September 3, 2013Assignee: MagSil CorporationInventor: Krishnakumar Mani
-
Patent number: 8400866Abstract: A current driving mechanism for a magnetic memory device, comprising: a) a current driver circuit; and b) a current decoding block coupled to the current driver circuit, wherein the current decoding block comprises a transistor (M18) to control driver currents from the current driver circuit, and wherein the transistor (M18) has a smaller form factor then otherwise possible by virtue of maintaining a gate thereof at a negative voltage.Type: GrantFiled: August 6, 2010Date of Patent: March 19, 2013Assignee: Magsil CorporationInventors: Krishnakumar Mani, Anil Gupta
-
Patent number: 8369135Abstract: A memory circuit comprising a set of longitudinal conducting lines and a set of transverse conducting lines, wherein, each conducting line comprises alternating regions of reduced and increased line widths. The set of transverse conducting lines overlies the set of longitudinal conducting lines to define crossover zones wherein the reduced line width regions of the transverse conducting lines cross over the reduced line width regions of the longitudinal conducting lines. The circuit further comprises addressable magnetic storage elements, each disposed within a crossover zone between a longitudinal conducting line and a transverse conducting line thereof. The reduced line width regions improve magnetic flux efficiency in the magnetic storage elements and the increased line width regions lower the resistance in the conducting lines.Type: GrantFiled: December 3, 2010Date of Patent: February 5, 2013Assignee: Magsil CorporationInventor: Krishnakumar Mani
-
Patent number: 8320175Abstract: Disclosed is a nonvolatile magnetic memory cell, comprising: a) a switchable magnetic element; b) a word line and a bit line to energize the switchable magnetic element; and c) a magnetic field boosting material positioned adjacent to at least one of the word line and the bit line to boost a magnetic field generated by current flowing therein.Type: GrantFiled: February 26, 2010Date of Patent: November 27, 2012Assignee: MagSil CorporationInventors: Krishnakumar Mani, Jannier Maximo Roiz Wilson, Kimihiro Satoh
-
Patent number: 8248845Abstract: A horizontally disposed elliptical or rectangular magnetic memory cell includes at least two conductive lines to carry current and a magnetic element disposed between the conductive lines. The current through the conductive lines induces a magnetic field, such that the magnetic element is directly accessible. The magnetic memory cell can be sensed with a GMR head.Type: GrantFiled: January 31, 2007Date of Patent: August 21, 2012Assignee: MagSil CorporationInventor: Krish Mani
-
Patent number: 7944737Abstract: Embodiments of the invention magnetic memory device, comprising: a magnetic tunnel junction (MTJ) which includes a first free layer optimized for reading; and a second free layer separate from the MTJ and optimized for writing.Type: GrantFiled: July 31, 2008Date of Patent: May 17, 2011Assignee: MagSil CorporationInventor: Krishnakumar Mani