Patents Assigned to Microsemi Semiconductor Limited
-
Publication number: 20210143080Abstract: A method and apparatus for conducting heat away from a semiconductor die are disclosed. A board assembly is disclosed that includes a circuit board, a semiconductor die electrically coupled to the circuit board and a Chemical Vapor Deposition Diamond (CVDD) coated wire. A portion of the CVDD-coated wire extends between a hot-spot on the semiconductor die and the circuit board. The board assembly includes a layer of thermally conductive paste that is disposed between the hot-spot on the semiconductor die and the circuit board. The layer of thermally conductive paste is in direct contact with a portion of the CVDD-coated wire.Type: ApplicationFiled: December 24, 2019Publication date: May 13, 2021Applicant: Microsemi Semiconductor LimitedInventors: Philip Andrew Swire, Nina Biddle
-
Publication number: 20210092842Abstract: A lamination circuit board structure lamination circuit board structure includes a printed circuit board substrate including conductive wiring traces on at least a first wiring face, a prepreg layer formed over the first wiring face, and a patch having an area smaller than 1,000 mm2. The patch includes conductive wiring traces formed on a wiring face and is laminated to the printed circuit board substrate over the prepreg layer, oriented with the wiring face in contact with and pressed into the prepreg layer.Type: ApplicationFiled: November 12, 2018Publication date: March 25, 2021Applicant: Microsemi Semiconductor LimitedInventors: John Adam Tracy deMercleden Smithells, Nina Biddle
-
Publication number: 20210035883Abstract: A method and apparatus for conducting heat away from a semiconductor die are disclosed. A board assembly is disclosed that includes a first circuit board having an opening extending through the first circuit board. A Chemical Vapor Deposition Diamond (CVDD) window extends within the opening. A layer of thermally conductive paste extends over the CVDD window. A semiconductor die extends over the layer of thermally conductive paste such that a hot-spot on the semiconductor die overlies the CVDD window.Type: ApplicationFiled: September 12, 2019Publication date: February 4, 2021Applicant: Microsemi Semiconductor LimitedInventors: Philip Andrew Swire, Nina Biddle
-
Publication number: 20200120797Abstract: A lamination circuit board structure lamination circuit board structure includes a printed circuit board substrate including conductive wiring traces on at least a first wiring face, a prepreg layer formed over the first wiring face, and a patch having an area smaller than 1,000 mm2. The patch includes conductive wiring traces formed on a wiring face and is laminated to the printed circuit board substrate over the prepreg layer, oriented with the wiring face in contact with and pressed into the prepreg layer.Type: ApplicationFiled: November 12, 2018Publication date: April 16, 2020Applicant: Microsemi Semiconductor LimitedInventors: John Adam Tracy deMercleden Smithells, Nina Biddle
-
Patent number: 9698124Abstract: An embedded integrated circuit package is made by providing a substrate with a patterned conductor layer defining bond pads. One or more components typically with upwardly facing contact pads are mounted on the substrate. The contact pads are wire bonded to the bond pads of the patterned conductor layer. A series of layers, each with one or more cut-outs corresponding to locations of the components forms a first solid stack containing cavities accommodating the components and associated wires. In one embodiment the layers are fiberglass layers and the layers are cured in the presence of a resin to form a solid body. In another embodiment the layers are thermoplastic layers.Type: GrantFiled: February 29, 2016Date of Patent: July 4, 2017Assignee: Microsemi Semiconductor LimitedInventors: Piers Tremlett, Richard Birch
-
Patent number: 8861501Abstract: A timing source is provided for sending timing information via a packet network. The source comprises a first clock for generating the timing information and a packet forming section for forming a sequence of packets. An output section in the form of a packet launch control section transmits the packets via the network as packet bursts, each of which comprises a plurality of packets with the intervals between consecutive packets of each burst being less than the intervals between consecutive packets. A time-stamping section inserts into each packet a transmission time derived from the timing information generated by the clock.Type: GrantFiled: March 19, 2007Date of Patent: October 14, 2014Assignee: Microsemi Semiconductor LimitedInventors: Martin Richard Crowle, Timothy Michael Edmund Frost, Robertius Laurentius Van Der Valk
-
Patent number: 8829684Abstract: An integrated circuit package has a host integrated circuit with an active front side that is surface-mounted on a support and an inactive backside. Conductive pathways extend between the front and back sides of the integrated circuit. A redistribution layer on the back side of the host integrated circuit provides conductive traces and contact pads. The traces of the redistribution layer establish connection between the conductive pathways and the contact pads. At least one additional component is surface-mounted on the back side of the host integrated circuit by electrical connection to the contact pads of the redistribution layer to provide a compact three-dimensional structure. In an alternative embodiment, the additional components can be mounted on the active side.Type: GrantFiled: November 20, 2013Date of Patent: September 9, 2014Assignee: Microsemi Semiconductor LimitedInventors: Piers Tremlett, Michael Anthony Higgins, Martin McHugh
-
Publication number: 20140070421Abstract: An integrated circuit package has a host integrated circuit with an active front side that is surface-mounted on a support and an inactive backside. Conductive pathways extend between the front and back sides of the integrated circuit. A redistribution layer on the back side of the host integrated circuit provides conductive traces and contact pads. The traces of the redistribution layer establish connection between the conductive pathways and the contact pads. At least one additional component is surface-mounted on the back side of the host integrated circuit by electrical connection to the contact pads of the redistribution layer to provide a compact three-dimensional structure. In an alternative embodiment, the additional components can be mounted on the active side.Type: ApplicationFiled: November 20, 2013Publication date: March 13, 2014Applicant: MICROSEMI SEMICONDUCTOR LIMITEDInventors: Piers Tremlett, Michael Anthony Higgins, Martin McHugh
-
Patent number: 8643192Abstract: An integrated circuit package has a host integrated circuit with an active front side that is surface-mounted on a support and an inactive back side. Conductive vias extend through the integrated circuit between the front and back sides. A redistribution layer on the back side of the host integrated circuit provides conductive traces and contact pads. The traces of the redistribution layer establish connection between the conductive vias and the contact pads. At least one additional component is surface-mounted on the back side of the host integrated circuit by electrical connection to the contact pads of the redistribution layer to provide a compact three-dimensional structure. In an alternative embodiment, the additional components can be mounted on the active side.Type: GrantFiled: May 16, 2012Date of Patent: February 4, 2014Assignee: Microsemi Semiconductor LimitedInventors: Piers Tremlett, Michael Anthony Higgins, Martin McHugh
-
Publication number: 20120292781Abstract: An integrated circuit package has a host integrated circuit with an active front side that is surface-mounted on a support and an inactive back side. Conductive vias extend through the integrated circuit between the front and back sides. A redistribution layer on the back side of the host integrated circuit provides conductive traces and contact pads. The traces of the redistribution layer establish connection between the conductive vias and the contact pads. At least one additional component is surface-mounted on the back side of the host integrated circuit by electrical connection to the contact pads of the redistribution layer to provide a compact three-dimensional structure. In an alternative embodiment, the additional components can be mounted on the active side.Type: ApplicationFiled: May 16, 2012Publication date: November 22, 2012Applicant: MICROSEMI SEMICONDUCTOR LIMITEDInventors: Piers Tremlett, Michael Anthony Higgins, Martin McHugh
-
Patent number: 8145312Abstract: A power supply comprises transistors whose conduction paths are connected in series and whose control terminals receive a reference voltage. The common terminal at one end of the series-connected conduction paths provides a regulator output whereas output terminals of the transistors are connected to charge storage capacitors, which are charged by respective power generators for scavenging energy from the environment. The transistors begin conducting in sequence so that the storage capacitors begin contributing sequentially to the output current as each transistor conducts in sequence. The capacitors are charged up when they are not contributing to the output current.Type: GrantFiled: October 16, 2009Date of Patent: March 27, 2012Assignee: Microsemi Semiconductor LimitedInventor: Tracy Wotherspoon