Abstract: Skew between a first clock signal received by a first analog-to-digital converter (ADC) and a second clock signal received by a second ADC is adjusted to minimize error. Each ADC has an ADC element that produces a respective first or second digital output signal in response to an analog input signal and a respective first or second clock signal. A correction signal is produced in response to the first and second digital output signals. The skew between the first and second clock signals is then adjusted in response to the correction signal.
Type:
Grant
Filed:
February 19, 2009
Date of Patent:
October 5, 2010
Assignee:
Moblus Semiconductor, Inc.
Inventors:
Avanindra Madisetti, Thomas D. Kwon, Aaron W. Buchwald