Patents Assigned to Morgan/Weiss Technologies Inc.
-
Patent number: 10884955Abstract: A computing device has a motherboard circuit substrate having at least a first layer of electrical interconnects, a socket arranged to receive a main processor for the computing device, the socket electrically coupled to at least a portion of the first layer of electrical interconnects, at least two interposer substrates between the main processor and the socket such that the interposer substrate electrically connects to the main processor and the socket, wherein the interposer substrate has a first set of interconnects that electrically connect between the socket and the first layer of electrical interconnects, at least two peripheral circuits on each interposer substrate, the peripheral circuit connected to the main processor through a second set of interconnects on the interposer substrate that connects to the main processor without connecting to the socket or the motherboard circuit substrate, wherein each interposer substrate is folded to allow each peripheral circuit to have an equal path length betweenType: GrantFiled: September 23, 2019Date of Patent: January 5, 2021Assignee: MORGAN/WEISS TECHNOLOGIES INC.Inventors: Morgan Johnson, Frederick G. Weiss
-
Patent number: 10423544Abstract: An apparatus includes a processor having an array of processor interconnects arranged to connect the processor to conductive paths, a circuit substrate having an array of circuit interconnects arranged to provide connections between the processor and the circuit substrate, the circuit substrate having conductive paths connected to the array of circuit interconnects, an interposer substrate arranged between the processor and the circuit substrate, at least one conductive trace in the interposer substrate in connection with at least one processor interconnect in the array of interconnects on the processor, the conductive trace arranged at least partially parallel to the interposer substrate such that no electrical connection exists between the conductive trace in the interposer substrate and a corresponding one of the circuit interconnects on the circuit substrate, and at least one peripheral circuit connected to the at least one conductive trace.Type: GrantFiled: February 28, 2019Date of Patent: September 24, 2019Assignee: MORGAN / WEISS TECHNOLOGIES INC.Inventors: Morgan Johnson, Frederick G. Weiss
-
Patent number: 9357648Abstract: A multi-layer interposer substrate includes multiple layers of single interposer substrates. Each single interposer substrate has a first array of interposer interconnects, each interposer interconnect in the first array of interposer interconnects corresponding to interconnects in an array of processor interconnects, a second array of interposer interconnects, each interposer interconnect in the second array of the interposer interconnects corresponding to an array of circuit interconnects on a circuit substrate, and at least one conductive trace in the interposer substrate in connection with at least one interconnect in the first array of interposer interconnects. The conductive trace has a parallel portion parallel to the interposer substrate such that no electrical connection exists between the interconnect and a corresponding one of the interposer interconnects in the second array of interposer interconnects.Type: GrantFiled: July 2, 2015Date of Patent: May 31, 2016Assignee: Morgan/Weiss Technologies Inc.Inventors: Morgan Johnson, Frederick G. Weiss
-
Patent number: 9086874Abstract: A computing device has a circuit substrate having a socket, a main processor inserted into the socket, an interposer substrate inserted between the socket and the main processor, the circuit substrate, the socket and the interposer substrate being electrically connected, and peripheral circuit modules residing on the interposer substrate, wherein each peripheral circuit module has an electrical path having a path length to the main processor less than one-quarter of a wavelength of signals that will travel the electrical path.Type: GrantFiled: June 7, 2012Date of Patent: July 21, 2015Assignee: Morgan/Weiss Technologies Inc.Inventors: Morgan Johnson, Frederick G. Weiss
-
Patent number: 8908384Abstract: A computing device has a motherboard circuit substrate having at least one layer of electrical interconnects and a socket arranged to receive a main processor for the computing device, the socket electrically coupled to at least a portion of the layer of electrical interconnects, wherein the circuit substrate has no memory interconnects.Type: GrantFiled: June 7, 2012Date of Patent: December 9, 2014Assignee: Morgan/Weiss Technologies Inc.Inventors: Morgan Johnson, Frederick G. Weiss
-
Patent number: 8363418Abstract: An interposer substrate includes an array of interconnects in the interposer substrate, the array of connectors arranged in accordance with an array of interconnects for a processor on a circuit substrate, at least one conductive trace in the interposer substrate in connection with at least one connector in the array of interconnects, the conductive trace arranged parallel to the interposer substrate such that no electrical connection exists between the connector in the interposer substrate and a corresponding one of the interconnects for the processor on the circuit substrate, and at least one peripheral circuit residing on the interposer substrate in electrical connection with the conductive trace.Type: GrantFiled: June 17, 2011Date of Patent: January 29, 2013Assignee: Morgan/Weiss Technologies Inc.Inventors: Morgan Johnson, Frederick G. Weiss