Abstract: A multi-port shared memory system is provided which includes multiple ports for transfering data; a plurality of memory access buffers; and an interconnection matrix circuit for distributing subsets of data between the ports and the buffers.