Abstract: A logic circuit includes first, second, third and fourth transistors. The first transistor is a first type, and has a gate terminal for receiving a control signal representative of one of NAND and NOR operations of at least first and second signals, a first terminal coupled to a first power source, and a second terminal serving as an output terminal of the logic circuit. The second transistor is a second type, and has a first terminal for receiving a third signal, and gate and second terminals respectively coupled to the gate and second terminals of the first transistor. Each of the third and fourth transistors is the first type and has a gate terminal. The gate terminals of the third and fourth transistors are respectively adapted to receive the first and second signals. The series-connected third and fourth transistors are connected in parallel to the second transistor.
Type:
Grant
Filed:
October 13, 2009
Date of Patent:
September 14, 2010
Assignee:
National Changhua University of Education
Abstract: A metal oxide nanotube-supported gold catalyst and a preparing method thereof are disclosed. The metal oxide nanotube-supported gold catalyst includes a metal oxide support and a plurality of gold particles loaded into the metal oxide support, and there are at least two gold species with different oxidation states are loaded into the metal oxide support. The preparing method of the metal oxide nanotube-supported gold catalyst includes the deposition of the gold particles on the surface of the metal oxide nanotubes by using an ion exchange reaction.
Type:
Application
Filed:
September 7, 2009
Publication date:
July 15, 2010
Applicant:
NATIONAL CHANGHUA UNIVERSITY OF EDUCATION
Abstract: A Berger invert code encoding and decoding method is disclosed. The method includes steps: Selecting logic value 0 or 1 to represent the stable and unstable states respectively. Calculating the stable bit count and the unstable-bit count of the codeword. Checking whether the unstable bit count is larger than the stable bit count or not. Setting the Invert Bit to the unstable state for indicating the inversion when the unstable bit count is larger than the stable bit count. Resetting the Invert Bit to the stable state for indicating the non-inversion when the unstable bit count is not larger than the stable bit count. Concatenating the Invert Bit to the codeword as a new codeword.
Type:
Application
Filed:
March 13, 2009
Publication date:
April 15, 2010
Applicant:
NATIONAL CHANGHUA UNIVERSITY OF EDUCATION
Abstract: A non-linear transient analysis module and method for phase locked loop (PLL) is disclosed. The method includes a pulse cycle defined by the larger period of two input frequencies; a pulse width defined by the accumulation value of period difference. Each pulse cycle is divided into two linear regions, a first voltage at the beginning of the pulse cycle as an initial value then applying a first linear equation to obtain a second voltage, and then the second voltage as an initial value then applying a second linear equation to obtain a third voltage which is used to be an initial value for next pulse cycle. An average voltage of the first region and the second region is inputted into the VCO to generate an output as the PFD input. The aforementioned steps are repeated to complete a simulation of PLL transient response.
Type:
Application
Filed:
May 2, 2007
Publication date:
November 6, 2008
Applicant:
NATIONAL CHANGHUA UNIVERSITY OF EDUCATION
Abstract: A Chinese abacus adder is disclosed. The Chinese abacus adder includes a B/A (binary to abacus) circuit, a P/A (parallel addition) circuit and a T/B (thermometric to binary) circuit. The Chinese abacus adder has a multiple radix calculating structure, which could reduce power consumption of the system and lower the calculation delay time.
Type:
Application
Filed:
May 14, 2007
Publication date:
May 22, 2008
Applicant:
NATIONAL CHANGHUA UNIVERSITY OF EDUCATION
Inventors:
SHU-CHUNG YI, ZIH-YI JHAO, YU-JHIH YE, YEN-JU CHEN, YI-JIE LIN, CHIEN-HUNG LIN