Patents Assigned to National Institute of Advanced Ind. Sci & Tech
-
Publication number: 20120024133Abstract: A blast treatment method capable of performing blast treatment of a treatment subject with a simple structure, with high efficiency, and at low cost, while inhibiting scattering of harmful substances or the like to the outside. The method includes: inside disposing an inside explosive for blasting a treatment subject around the treatment subject; disposing an outside explosive having a detonation velocity greater than that of the inside explosive at a position outside the inside explosive; and detonating the outside explosive using an initiation device, and initiating the inside explosive by detonation of the outside explosive, thereby performing blast treatment of the treatment subject by initiation of the inside explosive.Type: ApplicationFiled: March 24, 2010Publication date: February 2, 2012Applicants: KABUSHIKI KAISHA KOBE SEIKO SHO, NATIONAL INSTITUTE OF ADVANCED IND SCI AND TECHInventors: Shuzo Fujiwara, Mitsuaki Iida, Takehiro Matsunaga, Kenji Koide, Ryusuke Kitamura
-
Publication number: 20110063016Abstract: A control method is proposed that controls inter-component phase difference solitons by using splitting or fusion caused by the interaction between inter-component phase difference solitons themselves, without the need for application of external energy.Type: ApplicationFiled: February 20, 2009Publication date: March 17, 2011Applicant: National Institute of Advanced Ind. Sci & TechInventors: Yasumoto Tanaka, Akia Iyo, Dilip Shivagan, Parasharam Shirage, Kazuyasu Tokiwa, Tsuneo Watanabe, Norio Terada
-
Publication number: 20110038201Abstract: There is provided a semiconductor integrated circuit including a state detection enhancement circuit which includes an input terminal and an output terminal and has a function of generating an electric potential of a magnitude capable of performing nonvolatile memory writing into a nonvolatile memory circuit based on an electric potential input to the input terminal and outputting the electric potential of the magnitude to the output terminal, and the nonvolatile memory circuit has a nonvolatile memory function and an input terminal of the nonvolatile memory circuit is connected to the output of the state detection enhancement circuit.Type: ApplicationFiled: October 29, 2007Publication date: February 17, 2011Applicant: NATIONAL INSTITUTE OF ADVANCED IND.SCI AND TECHInventors: Mitsue Takahashi, Shigeki Sakai
-
Publication number: 20100315861Abstract: In an SRAM cell including a first to a fourth semiconductor thin plates which stand on a substrate and are arranged in parallel to each other, on each of the four semiconductor thin plates being formed a first four-terminal double-gate FET with a first conductivity type; a second and a third four-terminal double-gate FETs which are connected in series with each other and have a second conductivity type; a fourth and a fifth four-terminal double-gate FETs which are connected in series with each other and have the second conductivity type; a sixth four-terminal double-gate FET with the first conductivity type, wherein the third and the fourth four-terminal double-gate FETs form select transistors, and the first, the second, the fifth and the sixth four-terminal double-gate FETs form a CMOS inverter, logic signal input gates of the first and the sixth four-terminal double-gate FETs are arranged on the side facing the second and the third semiconductor thin plates, respectively, while threshold voltage control gaType: ApplicationFiled: December 20, 2007Publication date: December 16, 2010Applicant: NATIONAL INSTITUTE OF ADVANCED IND. SCI & TECHInventors: Shinichi Ouchi, Yongxun Liu, Meishoku Masahara, Takashi Matsukawa, Kazuhiko Endo
-
Publication number: 20100167015Abstract: An etching resist containing a metallic oxynitride. The etching resist of the present invention can be suitably used, for example, in the production of a molded article for surface-working an optical member such as a microlens sheet, a light diffusing sheet, a non-reflective sheet, a sheet for encapsulating photosemiconductor elements, an optical waveguide, an optical disk, or a photosensor.Type: ApplicationFiled: December 15, 2009Publication date: July 1, 2010Applicants: National Institute of Advanced Ind. Sci. and Tech., NITTO DENKO CORPORATIONInventors: Kazuma Kurihara, Takashi Nakano, Takayuki Shima, Junji Tominaga, Kazuya Fujioka, Ichiro Suehiro
-
Publication number: 20090072244Abstract: The object is to provide a method for the fabrication of a semiconductor device having undergone an anneal treatment for the purpose of forming such ohmic contact as enables decrease of ohmic contact resistance and being provided on the (000-1) plane of silicon carbide with an insulating film and provide the semiconductor device. The method for the fabrication of a silicon carbide semiconductor device includes the steps of performing thermal oxidation on the (000-1) plane of a silicon carbide semiconductor in a gas containing at least oxygen and moisture, thereby forming an insulating film in such a manner as to contact the (000-1) plane of the silicon carbide semiconductor, removing part of the insulating film, thereby forming an opening part therein, depositing contact metal on at least part of the opening part, and performing a heat treatment, thereby forming a reaction layer of the contact metal and silicon carbide, wherein the heat treatment is implemented in a mixed gas of an inert gas and hydrogen.Type: ApplicationFiled: January 16, 2007Publication date: March 19, 2009Applicant: National Institute of Advanced Ind. Sci. & TechInventors: Shinsuke Harada, Makoto Katou, Kenji Fukuda, Tsutomu Yatsuo
-
Publication number: 20090059646Abstract: A field-effect transistor for nonvolatile memory holding use and a field-effect transistor for logical operation use are manufactured in the same structure on the same semiconductor substrate without separately providing manufacturing processes for the field-effect transistors for the two uses. Both a memory circuit and a logic circuit of a semiconductor integrated circuit are composed of n-channel and p-channel field-effect transistors including a memory holding material in a gate insulating structure. A logical operation state, a memory writing state and a nonvolatile memory holding state are electrically switched by controlling the level and application timing of a voltage to be applied between a gate conductor and a substrate region of the n-channel and p-channel field-effect transistors including the memory holding material in the gate insulating structure.Type: ApplicationFiled: April 13, 2006Publication date: March 5, 2009Applicant: NATIONAL INSTITUTE OF ADVANCED IND. SCI & TECHInventors: Mitsue Takahashi, Shigeki Sakai
-
Publication number: 20080308840Abstract: A photo-FET based on a compound semiconductor including a channel layer formed on a substrate constituting a current path between source and drain electrodes, serving as part of a photodiode and a photosensitive region. A back-gate layer that serving as a substrate-side depletion layer formation layer is disposed between the substrate and the channel layer, and applies to the channel layer a back-gate bias by photogenerated carriers upon illumination. A barrier layer is disposed on the front side of the channel layer that causes one of the photogenerated carriers to run through the channel layer and other of the photogenerated carriers to sojourn or be blocked off. A front-side depletion layer formation layer is disposed on the front side of the channel layer brings the front-side depletion layer into contact with the substrate-side depletion layer without illumination to close the current path in the channel layer, bringing the photo-FET to an off-state.Type: ApplicationFiled: August 14, 2008Publication date: December 18, 2008Applicant: National Institute of Advanced Ind. Sci & TechInventor: Mutsuo Ogura