Patents Assigned to Neolinear, Inc.
-
Publication number: 20040243947Abstract: To identify high quality design points in a circuit design, a plurality of design points is generated for the circuit. A subset of the design points is allocated to a design population. A cost is then determined for each allocated design point. From a subset of the allocated design points, a plurality of new design points is generated for the circuit. The cost for each new design point is then determined and each new design point having a cost that is the same or more favorable than the most favorable cost associated with the allocated design points is allocated to the design population. The design points allocated to the design population can then be displayed for selection of one of said allocated design points having desired performances of the circuit.Type: ApplicationFiled: August 29, 2003Publication date: December 2, 2004Applicant: Neolinear, Inc.Inventors: Hongzhou Liu, Rodney Phelps, Rob A. Rutenbar
-
Publication number: 20040243962Abstract: Each circuit simulation performed on unique layout of circuit devices generates a design point (DP) that includes device variable values and performance goal values. Circuit models for at least one performance goal are determined as a function of a first subset of the DPs. A performance goal value is determined for each circuit model based on the device variable values obtained from a second subset of the DPs. Errors are determined between the thus determined value of each performance goal and values of the corresponding performance goals obtained from the second subset of the DPs. Input values of device variables are processed with at least one of the circuit models having the smallest error associated therewith to determine therefor a performance goal value. A layout of the circuit devices is generated based on the input device variable values associated with at least one of the thus determined performance goals.Type: ApplicationFiled: August 11, 2003Publication date: December 2, 2004Applicant: Neolinear, Inc.Inventors: Pero Subasic, Rodney Phelps
-
Publication number: 20040111682Abstract: A plurality of member devices is defined in a conformal outline having a pair of spaced parallel sides. Associated with each member device is a spacing constraint that sets a minimum distance the member device can be spaced from another member device and each side of the conformal outline. The spacing between member devices and/or the sides of the conformal outline are increased and/or decreased as necessary to minimize the area of the conformal outline that the member devices are received in with no violation of the spacing constraints while excluding from the conformal outline all or part of any nonmember devices defined therein.Type: ApplicationFiled: December 4, 2002Publication date: June 10, 2004Applicant: Neolinear, Inc.Inventors: Prakash Gopalakrishnan, Rob A. Rutenbar, Elias Fallon
-
Publication number: 20040111679Abstract: A visualization and data mining technique can be utilized to facilitate analysis of generated sets of design points for an integrated circuit to enable easy and fast understanding of important properties of generated designs. The use of the visualization and data mining technique significantly reduces the time needed for analysis of design space and decision on which design point to choose for implementing into a circuit design.Type: ApplicationFiled: December 10, 2002Publication date: June 10, 2004Applicant: Neolinear, Inc.Inventors: Pero Subasic, Rodney Phelps
-
Patent number: 6711725Abstract: A conformal outline of a well which is to receive elements of a circuit is formed from one or more candidate rectangles which enclose input rectangles. The one or more candidate rectangles are determined based upon a cost of the candidate rectangles determined therefor based on the overlap of the candidate rectangles with one or more penalty or avoid rectangles. Each input rectangle represents an area where it is desired to place elements of the circuit and each penalty or avoid rectangle represent an area where it is desired to avoid placing elements of the circuit. To determine the candidate rectangle(s) having the most advantageous cost, a side and/or an edge of each candidate rectangle is positioned at or near plural locations where the sides and/or edges of the input rectangles reside and a cost is determined therefor. The candidate rectangle(s) having the most favorable cost are then utilized as solution rectangles for the conformal outline.Type: GrantFiled: January 31, 2002Date of Patent: March 23, 2004Assignee: Neolinear, Inc.Inventors: Rob A. Rutenbar, Donald B. Reaves, Elias L. Fallon
-
Publication number: 20040010764Abstract: In an automated integrated circuit design, if the performances of a layout of circuit devices are not within predetermined tolerances of performance specifications, at least one of the circuit devices is resized or repositioned and an updated value of a device parameter for each resized or repositioned circuit device is determined. A difference between the initial and updated value of each device parameter is then determined and each difference is combined with a ratio formed from changes in the value of one of the device parameters and changes in the value of one of the performances affected by the device parameter. The result of this combination is then combined with the initial value of the performance to determine an updated value therefor.Type: ApplicationFiled: July 11, 2003Publication date: January 15, 2004Applicant: Neolinear, Inc.Inventors: Gang Zhang, Enis Aykut Dengi, Ronald A. Rohrer
-
Publication number: 20030131333Abstract: A method of determining the position of devices in a circuit layout includes defining an array of cells and defining a plurality of device outlines in the array, with each device outline received in at least one cell. A set of size constraints is established that expresses the size of each device. For each column and each row of cells having a plurality of device outlines contained completely therein, the position of one of the device outlines is determined and a constraint is established for each other device outline that expresses its position with respect to the position of the one device outline. A spacing constraint for each pair of adjacent device outlines is established that expresses a spacing therebetween. The foregoing constraints are solved simultaneously and a layout of the device outlines is generated in accordance with the solution.Type: ApplicationFiled: January 8, 2003Publication date: July 10, 2003Applicant: Neolinear, Inc.Inventors: Rob A. Rutenbar, Regis R. Colwell, Elias L. Fallon
-
Publication number: 20030009729Abstract: In a method of automatically sizing and biasing a circuit, a database is provided including a plurality of records related to cells that can be utilized to form an integrated circuit. A cell parameter of a cell that comprises a circuit is selected and compared to cell parameters residing in the records stored in the database. One record in the database is selected based upon this comparison and a performance characteristic of the circuit is determined from this record.Type: ApplicationFiled: June 18, 2002Publication date: January 9, 2003Applicant: Neolinear, Inc.Inventors: Rodney Phelps, Ronald A. Rohrer, Anthony J. Gadient, Rob A. Rutenbar, L. Richard Carley