Abstract: Techniques and mechanisms described herein include a signal processor implemented as an overlay on a field-programmable gate array (FPGA) device that utilizes special purpose, hardened intellectual property (IP) modules such as memory blocks and digital signal processing (DSP) cores. A Processing Element (PE) is built from one or more DSP cores connected to additional logic. Interconnected as an array, the PEs may operate in a computational model such as Single Instruction-Multiple Thread (SIMT). A software hierarchy is described that transforms the SIMT array into an effective signal processor.
Type:
Grant
Filed:
March 18, 2020
Date of Patent:
August 3, 2021
Assignee:
Nextera Video, Inc.
Inventors:
John E. Deame, Steven Kaufmann, Liviu Voicu
Abstract: Techniques and mechanisms described herein include a signal processor implemented as an overlay on a field-programmable gate array (FPGA) device that utilizes special purpose, hardened intellectual property (IP) modules such as memory blocks and digital signal processing (DSP) cores. A Processing Element (PE) is built from one or more DSP cores connected to additional logic. Interconnected as an array, the PEs may operate in a computational model such as Single Instruction-Multiple Thread (SIMT). A software hierarchy is described that transforms the SIMT array into an effective signal processor.
Type:
Application
Filed:
March 18, 2020
Publication date:
July 16, 2020
Applicant:
Nextera Video, Inc.
Inventors:
John E. Deame, Steven Kaufmann, Liviu Voicu
Abstract: Techniques and mechanisms described herein include a signal processor implemented as an overlay on a field-programmable gate array (FPGA) device that utilizes special purpose, hardened intellectual property (IP) modules such as memory blocks and digital signal processing (DSP) cores. A Processing Element (PE) is built from one or more DSP cores connected to additional logic. Interconnected as an array, the PEs may operate in a computational model such as Single Instruction-Multiple Thread (SIMT). A software hierarchy is described that transforms the SIMT array into an effective signal processor.
Type:
Application
Filed:
March 18, 2020
Publication date:
July 9, 2020
Applicant:
Nextera Video, Inc.
Inventors:
John E. Deame, Steven Kaufmann, Liviu Voicu
Abstract: Techniques and mechanisms described herein include a signal processor implemented as an overlay on a field-programmable gate array (FPGA) device that utilizes special purpose, hardened intellectual property (IP) modules such as memory blocks and digital signal processing (DSP) cores. A Processing Element (PE) is built from one or more DSP cores connected to additional logic. Interconnected as an array, the PEs may operate in a computational model such as Single Instruction-Multiple Thread (SIMT). A software hierarchy is described that transforms the SIMT array into an effective signal processor.
Type:
Grant
Filed:
July 3, 2019
Date of Patent:
April 7, 2020
Assignee:
Nextera Video, Inc.
Inventors:
John E. Deame, Steven Kaufmann, Liviu Voicu
Abstract: Techniques and mechanisms described herein include a signal processor implemented as an overlay on a field-programmable gate array (FPGA) device that utilizes special purpose, hardened intellectual property (IP) modules such as memory blocks and digital signal processing (DSP) cores. A Processing Element (PE) is built from one or more DSP cores connected to additional logic. Interconnected as an array, the PEs may operate in a computational model such as Single Instruction-Multiple Thread (SIMT). A software hierarchy is described that transforms the SIMT array into an effective signal processor.
Type:
Application
Filed:
July 3, 2019
Publication date:
November 14, 2019
Applicant:
Nextera Video, Inc.
Inventors:
John E. Deame, Steven Kaufmann, Liviu Voicu
Abstract: Techniques and mechanisms described herein include a signal processor implemented as an overlay on a field-programmable gate array (FPGA) device that utilizes special purpose, hardened intellectual property (IP) modules such as memory blocks and digital signal processing (DSP) cores. A Processing Element (PE) is built from one or more DSP cores connected to additional logic. Interconnected as an array, the PEs may operate in a computational model such as Single Instruction-Multiple Thread (SIMT). A software hierarchy is described that transforms the SIMT array into an effective signal processor.
Type:
Grant
Filed:
September 13, 2017
Date of Patent:
July 16, 2019
Assignee:
Nextera Video, Inc.
Inventors:
John E. Deame, Steven Kaufmann, Liviu Voicu
Abstract: Techniques and mechanisms described herein include a signal processor implemented as an overlay on a field-programmable gate array (FPGA) device that utilizes special purpose, hardened intellectual property (IP) modules such as memory blocks and digital signal processing (DSP) cores. A Processing Element (PE) is built from one or more DSP cores connected to additional logic. Interconnected as an array, the PEs may operate in a computational model such as Single Instruction-Multiple Thread (SIMT). A software hierarchy is described that transforms the SIMT array into an effective signal processor.
Type:
Application
Filed:
September 13, 2017
Publication date:
March 14, 2019
Applicant:
Nextera Video, Inc.
Inventors:
John E. Deame, Steven Kaufmann, Liviu Voicu