Patents Assigned to OVONYX MEMORY TECHNOLOGY, LLC
-
Patent number: 11789796Abstract: This disclosure relates to selectively performing a read with increased accuracy, such as a self-reference read, from a memory. In one aspect, data is read from memory cells, such as magnetoresistive random access memory (MRAM) cells, of a memory array. In response to detecting a condition associated with reading from the memory cells, a self-reference read can be performed from at least one of the memory cells. For instance, the condition can indicate that data read from the memory cells is uncorrectable via decoding of error correction codes (ECC). Selectively performing self-reference reads can reduce power consumption and/or latency associated with reading from the memory compared to always performing self-reference reads.Type: GrantFiled: June 17, 2022Date of Patent: October 17, 2023Assignee: Ovonyx Memory Technology, LLCInventors: Wayne Kinney, Gurtej S. Sandhu
-
Patent number: 11763885Abstract: A variable resistance memory array, programming a variable resistance memory element and methods of forming the array. A variable resistance memory array is formed with a plurality of word line transistors surrounding each phase change memory element. To program a selected variable resistance memory element, all of the bitlines are grounded or biased at the same voltage. A top electrode select line that is in contact with the selected variable resistance memory element is selected. The word line having the word line transistors surrounding the selected variable resistance memory element are turned on to supply programming current to the element. Current flows from the selected top electrode select line through the variable resistance memory element into the common source/drain region of the surrounding word line transistors, across the transistors to the nearest bitline contacts. The word lines are patterned in various lattice configurations.Type: GrantFiled: June 15, 2021Date of Patent: September 19, 2023Assignee: Ovonyx Memory Technology, LLCInventor: Jun Liu
-
Patent number: 11742307Abstract: A front-end method of fabricating nickel plated caps over copper bond pads used in a memory device. The method provides protection of the bond pads from an oxidizing atmosphere without exposing sensitive structures in the memory device to the copper during fabrication.Type: GrantFiled: February 1, 2022Date of Patent: August 29, 2023Assignee: Ovonyx Memory Technology, LLCInventors: John Moore, Joseph F. Brooks
-
Patent number: 11670343Abstract: An apparatus, such as a nonvolatile solid-state memory device, may, in some implementations, include access line bias circuitry to set a bias level associated with a deselected access line(s) of a memory core in response to mode information. In one approach, access line bias circuitry may use linear down regulation to change a voltage level on deselected access lines of a memory core. A memory access device, such as a host processor, may be provided that is capable of dynamically setting a mode of operation of a memory core of a memory device in order to manage power consumption of the memory. Other apparatuses and methods are also provided.Type: GrantFiled: September 1, 2021Date of Patent: June 6, 2023Assignee: Ovonyx Memory Technology, LLCInventors: Gerald Barkley, Nicholas Hendrickson
-
Patent number: 11379286Abstract: This disclosure relates to selectively performing a read with increased accuracy, such as a self-reference read, from a memory. In one aspect, data is read from memory cells, such as magnetoresistive random access memory (MRAM) cells, of a memory array. In response to detecting a condition associated with reading from the memory cells, a self-reference read can be performed from at least one of the memory cells. For instance, the condition can indicate that data read from the memory cells is uncorrectable via decoding of error correction codes (ECC). Selectively performing self-reference reads can reduce power consumption and/or latency associated with reading from the memory compared to always performing self-reference reads.Type: GrantFiled: February 14, 2020Date of Patent: July 5, 2022Assignee: OVONYX MEMORY TECHNOLOGY, LLCInventors: Wayne Kinney, Gurtej S. Sandhu
-
Patent number: 11349072Abstract: A resistive memory structure, for example, phase change memory structure, includes one access device and two or more resistive memory cells. Each memory cell is coupled to a rectifying device to prevent parallel leak current from flowing through non-selected memory cells. In an array of resistive memory bit structures, resistive memory cells from different memory bit structures are stacked and share rectifying devices.Type: GrantFiled: September 11, 2020Date of Patent: May 31, 2022Assignee: OVONYX MEMORY TECHNOLOGY, LLCInventors: Jun Liu, Michael P. Violette
-
Patent number: 11264344Abstract: A front-end method of fabricating nickel plated caps over copper bond pads used in a memory device. The method provides protection of the bond pads from an oxidizing atmosphere without exposing sensitive structures in the memory device to the copper during fabrication.Type: GrantFiled: July 24, 2020Date of Patent: March 1, 2022Assignee: OVONYX MEMORY TECHNOLOGY, LLCInventors: John Moore, Joseph F. Brooks
-
Patent number: 11158796Abstract: A chalcogenide-based programmable conductor memory device and method of forming the device, wherein a nanoparticle is provided between an electrode and a chalcogenide glass region. The method of forming the nanoparticle utilizes a template over the electrode or random deposition of the nanoparticle.Type: GrantFiled: June 3, 2020Date of Patent: October 26, 2021Assignee: OVONYX MEMORY TECHNOLOGY, LLCInventors: Jun Liu, Kristy A. Campbell
-
Patent number: 11120873Abstract: Subject matter disclosed herein relates to memory devices and, more particularly, to programming a memory cell.Type: GrantFiled: June 5, 2020Date of Patent: September 14, 2021Assignee: OVONYX MEMORY TECHNOLOGY, LLCInventors: Umberto Di Vincenzo, Carlo Lisi
-
Patent number: 11114135Abstract: An apparatus, such as a nonvolatile solid-state memory device, may, in some implementations, include access line bias circuitry to set a bias level associated with a deselected access line(s) of a memory core in response to mode information. In one approach, access line bias circuitry may use linear down regulation to change a voltage level on deselected access lines of a memory core. A memory access device, such as a host processor, may be provided that is capable of dynamically setting a mode of operation of a memory core of a memory device in order to manage power consumption of the memory. Other apparatuses are also provided.Type: GrantFiled: April 30, 2020Date of Patent: September 7, 2021Assignee: OVONYX MEMORY TECHNOLOGY, LLCInventors: Gerald Barkley, Nicholas Hendrickson
-
Patent number: 11081486Abstract: An integrated circuit device having (i) a memory cell array which includes a plurality of memory cells arranged in a matrix of rows and columns, wherein each memory cell includes at least one transistor having a gate, gate dielectric and first, second and body regions, wherein: (i) the body region of each transistor is electrically floating and (ii) the transistors of adjacent memory cells have a common first region and/or a common second region. Each common first region and/or second regions of transistors of adjacent memory cells includes a barrier disposed therein and/or therebetween, wherein each barrier provides a discontinuity in the common regions and/or includes one or more electrical characteristics that are different from one or more corresponding electrical characteristics of the common regions.Type: GrantFiled: May 28, 2019Date of Patent: August 3, 2021Assignee: OVONYX MEMORY TECHNOLOGY, LLCInventor: Pierre C. Fazan
-
Patent number: 11062771Abstract: A variable resistance memory array, programming a variable resistance memory element and methods of forming the array. A variable resistance memory array is formed with a plurality of word line transistors surrounding each phase change memory element. To program a selected variable resistance memory element, all of the bitlines are grounded or biased at the same voltage. A top electrode select line that is in contact with the selected variable resistance memory element is selected. The word line having the word line transistors surrounding the selected variable resistance memory element are turned on to supply programming current to the element. Current flows from the selected top electrode select line through the variable resistance memory element into the common source/drain region of the surrounding word line transistors, across the transistors to the nearest bitline contacts. The word lines are patterned in various lattice configurations.Type: GrantFiled: January 29, 2020Date of Patent: July 13, 2021Assignee: OVONYX MEMORY TECHNOLOGY, LLCInventor: Jun Liu
-
Patent number: 11050019Abstract: Memory devices having a plurality of memory cells, with each memory cell including a phase change material having a laterally constricted portion thereof. The laterally constricted portions of adjacent memory cells are vertically offset and positioned on opposite sides of the memory device. Also disclosed are memory devices having a plurality of memory cells, with each memory cell including first and second electrodes having different widths. Adjacent memory cells have the first and second electrodes offset on vertically opposing sides of the memory device. Methods of forming the memory devices are also disclosed.Type: GrantFiled: May 15, 2019Date of Patent: June 29, 2021Assignee: Ovonyx Memory Technology, LLCInventor: Jun Liu
-
Patent number: 11031069Abstract: Techniques are disclosed for writing, programming, holding, maintaining, sampling, sensing, reading and/or determining a data state of a memory cell of a memory cell array, such as a memory cell array having a plurality of memory cells each comprising an electrically floating body transistor. In one aspect, the techniques are directed to controlling and/or operating a semiconductor memory cell having an electrically floating body transistor in which an electrical charge is stored in the body region of the electrically floating body transistor. The techniques may employ bipolar transistor currents to control, write and/or read a data state in such a memory cell. In this regard, the techniques may employ a bipolar transistor current to control, write and/or read a data state in/of the electrically floating body transistor of the memory cell.Type: GrantFiled: September 13, 2019Date of Patent: June 8, 2021Assignee: OVONYX MEMORY TECHNOLOGY, LLCInventors: Serguei Okhonin, Mikhail Nagoga
-
Patent number: 11031553Abstract: Embodiments disclosed herein may include depositing a storage component material over and/or in a trench in a dielectric material, including depositing the storage component material on approximately vertical walls of the trench and a bottom of the trench. Embodiments may also include etching the storage component material so that at least a portion of the storage component material remains on the approximately vertical walls and the bottom of the trench, wherein the trench is contacting an electrode and a selector such that storage component material on the bottom of the trench contacts the electrode.Type: GrantFiled: January 29, 2020Date of Patent: June 8, 2021Assignee: OVONYX MEMORY TECHNOLOGY, LLCInventors: Fabio Pellizzer, Innocenzo Tortorelli
-
Patent number: 10770141Abstract: Memory devices provide a plurality of memory cells, each memory cell including a memory element and a selection device. A plurality of first (e.g., row) address lines can be adjacent (e.g., under) a first side of at least some cells of the plurality. A plurality of second (e.g., column) address lines extend across the plurality of row address lines, each column address line being adjacent (e.g., over) a second, opposing side of at least some of the cells. Control circuitry can be configured to selectively apply a read voltage or a write voltage substantially simultaneously to the address lines. Systems including such memory devices and methods of accessing a plurality of cells at least substantially simultaneously are also provided.Type: GrantFiled: October 1, 2018Date of Patent: September 8, 2020Assignee: Ovonyx Memory Technology, LLCInventors: David H. Wells, Jun Liu
-
Patent number: 10756036Abstract: A front-end method of fabricating nickel plated caps over copper bond pads used in a memory device. The method provides protection of the bond pads from an oxidizing atmosphere without exposing sensitive structures in the memory device to the copper during fabrication.Type: GrantFiled: April 19, 2018Date of Patent: August 25, 2020Assignee: OVONYX MEMORY TECHNOLOGY, LLCInventors: John Moore, Joseph F. Brooks
-
Patent number: 10707416Abstract: A chalcogenide-based programmable conductor memory device and method of forming the device, wherein a nanoparticle is provided between an electrode and a chalcogenide glass region. The method of forming the nanoparticle utilizes a template over the electrode or random deposition of the nanoparticle.Type: GrantFiled: August 28, 2018Date of Patent: July 7, 2020Assignee: OVONYX MEMORY TECHNOLOGY, LLCInventors: Jun Liu, Kristy A. Campbell
-
Patent number: 10706926Abstract: Subject matter disclosed herein relates to memory devices and, more particularly, to programming a memory cell.Type: GrantFiled: February 28, 2019Date of Patent: July 7, 2020Assignee: OVONYX MEMORY TECHNOLOGY, LLCInventors: Umberto Di Vincenzo, Carlo Lisi
-
Patent number: 10658012Abstract: An apparatus, such as a nonvolatile solid-state memory device, may, in some implementations, include access line bias circuitry to set a bias level associated with a deselected access line(s) of a memory core in response to mode information. In one approach, access line bias circuitry may use linear down regulation to change a voltage level on deselected access lines of a memory core. A memory access device, such as a host processor, may be provided that is capable of dynamically setting a mode of operation of a memory core of a memory device in order to manage power consumption of the memory. Other apparatuses and methods are also provided.Type: GrantFiled: August 13, 2018Date of Patent: May 19, 2020Assignee: OVONYX MEMORY TECHNOLOGY, LLCInventors: Gerald Barkley, Nicholas Hendrickson