Abstract: An I/O (input/output) bus arbiter to be used in conjunction with a compatible CPU (processor) to effect burst mode data transfers in all I/O accesses that remove the need for DMA (Direct-Memory-Access) signals, Bus-request/Bus-grant signals, and bridges consequently removing the need for a bus system to connect peripherals such as the PCI (Peripheral-Connect-Interface). The I/O arbiter consists of an interrupt controller with circular buffers, FIFOs (First-In-First-Out) and port engines for directly attaching devices with proper interface buffers, together with a compatible CPU interrupt signals, and synchronous data transfers with only this one arbiter.
Type:
Grant
Filed:
September 30, 2015
Date of Patent:
February 19, 2019
Assignees:
UNIVERSITI TEKNOLOGI MALAYSIA, PAHLAWAN MIKRO
Inventors:
Muhammad Nasir Bin Ibrahim, Namazi Bin Azhari, Adam Bin Baharum
Abstract: A processor or CPU architecture that implements many enabling technologies proven to enhance data through put supporting the synchronous burst data transfer. The Input-Output (I/O) is uniformly viewed and treated as an individual First-In-First-Out (FIFO) device. Pluralities of memory areas are implemented for user stack, kernel stack, interrupt stack and procedure call stack. Only one I/O arbiter is necessary for a CPU model that arbitrates between a plurality of FIFOs substituting data caches for on-chip implementation, thus eliminating traditional data transfer techniques using Direct-Memory-Access (DMA), bus control and lock signals leaving just the interrupt signals and the new synchronous signals for an easy and streamlined system design and CPU model. Supporting an interrupt-driven, FIFO-based I/O and synchronous burst data transfer the CPU employs a simple linear large register sets without bank switching.
Type:
Grant
Filed:
September 30, 2015
Date of Patent:
March 6, 2018
Assignees:
UNIVERSITI TEKNOLOGI MALAYSIA, PAHLAWAN MIKRO
Inventors:
Muhammad Nasir Bin Ibrahim, Namazi Bin Azhari, Adam Bin Baharum