Abstract: The present disclosure provides a chip packaging method and a chip package structure. The chip packaging method comprises: forming wafer conductive traces on a wafer active surface of a wafer; forming a protective layer having material properties on the wafer conductive traces; cutting the wafer to obtain a die and adhering the die onto a carrier; forming a molding layer encapsulating the die and having material properties; stripping off the carrier; and forming a panel-level conductive layer and a dielectric layer. The chip packaging method reduces or eliminates warpage in the panel packaging process, lowers a requirement on an accuracy of aligning the die on the panel, reduces a difficulty in the panel packaging process, and makes the packaged chip structure more durable, and thus the present disclosure is especially suitable for large panel-level package and package of a thin chip with a large electric flux.
Abstract: The present disclosure provides a chip packaging method and a chip structure. The chip packaging method comprises: providing a wafer, and forming a protective layer on a wafer active surface of the wafer; cutting and separating the wafer to form a die; providing a metal structure, the metal structure including at least one metal unit; adhering the die and the metal structure onto a carrier; and forming a molding layer. The chip structure comprises: at least one die; a protective layer; a metal unit, the metal unit including at least one metal feature; and a molding layer, encapsulating the at least one die and the metal unit, and the chip structure is connected with an external circuit through the at least one metal feature.