Patents Assigned to Powerchip Tehnology Corporation
  • Patent number: 9780195
    Abstract: A non-volatile memory includes a substrate, a stacked structure, a channel layer, and a second dielectric layer. The stacked structure includes a first dielectric layer and a plurality of memory cells. The first dielectric layer is disposed on the substrate. The memory cells are stacked on the first dielectric layer. Each of the memory cells includes two first conductive layers and a charge storage structure. The charge storage structure is disposed between the two first conductive layers. The charge storage structures in the vertically adjacent memory cells are separated from each other. The channel layer is disposed on a sidewall of the stacked structure and connected to the substrate. The second dielectric layer is disposed between the channel layer and the first conductive layers.
    Type: Grant
    Filed: March 4, 2015
    Date of Patent: October 3, 2017
    Assignee: Powerchip Tehnology Corporation
    Inventors: Chien-Lung Chu, Chun-Hung Chen, Ta-Chien Chiu