Patents Assigned to ProMOS Technologies, Inc.
-
Publication number: 20090061583Abstract: A method for preparing a dynamic random access memory structure, comprising steps of forming a bottom conductive region in a substrate, removing a predetermined portion of the substrate to form a plurality of pillars having a bottom end lower than a bottom surface of the bottom conductive region, forming a first oxide layer on the substrate and below the bottom conductive region in the pillar, forming a conductive block between two adjacent pillars to electrically connect the two bottom conductive regions in the two adjacent pillars, forming a second oxide layer covering the conductive block, forming a gate oxide layer on a sidewall of the pillar, forming a gate structure on a surface of the gate oxide layer; and forming an upper conductive region on a top portion of the pillar.Type: ApplicationFiled: October 13, 2008Publication date: March 5, 2009Applicant: PROMOS TECHNOLOGIES INC.Inventor: TING SING WANG
-
Publication number: 20090062954Abstract: A method and a system for auto-dispatching lots in a photolithography process are provided. According to the method, first, a prioritized lot list is established according to the working status of a plurality of photolithography equipments. Then, a processable lot with the highest priority from the lot list is selected and a relative process background information is used for determining a photolithography operation type. Finally, the selected lot is dispatched according to the photolithography operation type. The present invention dispatches the lot with the appropriate dispatching rule according to the process background information of the lot. As a result, the quality of the photolithography process can be ensured so as to increase the throughput, and the labor overhead can be reduced to achieve the purpose of production cost reduction.Type: ApplicationFiled: May 6, 2008Publication date: March 5, 2009Applicant: PROMOS TECHNOLOGIES INC.Inventors: Yung-Yao Lee, Cheng-Fa Lin
-
Publication number: 20090053870Abstract: A method for preparing a flash memory structure comprises the steps of forming a plurality of dielectric blocks having block sidewalls on a substrate, forming a plurality of first spacers on the block sidewalls of the dielectric blocks, removing a portion of the substrate not covered by the dielectric blocks and the first spacers to form a plurality of trenches in the substrate, performing a deposition process to form an isolation dielectric layer filling the trenches, removing the dielectric blocks to expose spacer sidewalls of the first spacers, forming a plurality of second spacers on the spacer sidewalls of the first spacers, and removing a portion of the substrate not covered by the first spacers, the second spacers and the isolation dielectric layer to form a plurality of second trenches in the substrate.Type: ApplicationFiled: February 14, 2008Publication date: February 26, 2009Applicant: PROMOS TECHNOLOGIES INC.Inventors: CHUNG WE PAN, TZENG WEN TZENG, MING YU HO, YEN YU HSU, CHIH PING CHUNG, CHING HUNG FU
-
Patent number: 7494865Abstract: A manufacturing method of metal oxide semiconductor transistor is provided. A substrate is provided. A source/drain extension region is formed in the substrate. A pad material layer with low dielectric constant is formed on the substrate. A trench is formed in the substrate and the pad material layer. A gate dielectric layer is formed on the surface of the substrate in the trench. A stacked gate structure is formed in the trench, wherein the top surface of a conductive layer of the stacked gate structure is higher than the surface of the pad material layer. A spacer material layer is formed conformably on the substrate. Portions of the spacer material layer and the pad material layer are removed so as to form a pair of first spacers and a pair of pad blocks. A source/drain is formed on the substrate beside the stacked gate structure.Type: GrantFiled: July 23, 2006Date of Patent: February 24, 2009Assignee: ProMOS Technologies Inc.Inventors: Yu-Chi Chen, Jih-Wen Chou, Frank Chen
-
Publication number: 20090039443Abstract: A gate structure includes a substrate, a gate dielectric layer, a first conductive layer, a second conductive layer, a cap layer and a first insulating spacer. The gate dielectric layer is disposed on the substrate. The first conductive layer is disposed on the gate dielectric layer and has an opening. A part of the second conductive layer is disposed in the opening. The second conductive layer has an extrusion that protrudes above the opening of the first conductive layer. The extrusion has a cross-sectional width less than the width of the second conductive layer inside the opening. The cap layer is disposed on the extrusion. The first insulating spacer is disposed on a part of the first conductive layer and covers the sidewalls of the extrusion. The inclusion of the extrusion in the second conductive layer decreases the resistance of the gate structure and promotes the efficiency of the device.Type: ApplicationFiled: October 20, 2008Publication date: February 12, 2009Applicant: PROMOS TECHNOLOGIES INC.Inventor: Su-Chen Lai
-
Publication number: 20090039295Abstract: A detachable inner shield suitable for an isolation bushing of an ion implanter is provided. The inner shield is mounted on an inside of the isolation bushing and completely fitting the inside of the isolation bushing.Type: ApplicationFiled: February 20, 2008Publication date: February 12, 2009Applicant: PROMOS TECHNOLOGIES INC.Inventors: Hung-Pin Yu, Hsueh-Li Chiang, Cheng-Da Wu, Shiu-Shien Hsheng
-
Publication number: 20090040820Abstract: A phase change memory with a primary memory array, a reference memory array, and a comparison circuit is provided. The electrical characteristic curve of the recording layers of the primary memory units, is different from the electrical characteristic curve of the recording layers of the reference memory units. The primary memory array includes at least one primary memory unit to generate at least one sensing signal, wherein each of the primary memory units includes at least one recording layer can be programmed to a first resistance and a second resistance. The reference memory array includes at least one reference memory unit to generate at least, one reference signal, wherein each of the reference memory units includes at least one recording layer can be programmed to change its resistance. The comparison circuit compares the sensing signal and the reference signal to generate a comparison result.Type: ApplicationFiled: August 8, 2008Publication date: February 12, 2009Applicants: ITRI, Powerchip Semiconductor Corp., Nanya Technology Corp., ProMOS Technologies Inc., Winbon Electronics Corp.Inventor: Te-Sheng Chao
-
Publication number: 20090038393Abstract: A liquid level sensing apparatus with self-diagnosis function suitable for sensing liquid level in a storage tank is provided. The liquid level sensing apparatus includes a lifting apparatus, a separated tank, and a liquid level sensor. The separated tank is disposed on the lifting apparatus and communicates with the storage tank. The liquid level sensor is disposed inside the separated tank.Type: ApplicationFiled: March 27, 2008Publication date: February 12, 2009Applicant: PROMOS TECHNOLOGIES INC.Inventors: Chun-chih Chaung, Ming-Kung Ku
-
Publication number: 20090032794Abstract: A phase change memory device is disclosed. A first dielectric layer having a sidewall is provided. A bottom electrode is adjacent to the sidewall of the first dielectric layer, wherein the bottom electrode comprises a seed layer and a conductive layer. A second dielectric layer is adjacent to a side of the bottom electrode opposite the sidewall of the first dielectric layer. A top electrode couples the bottom electrode through a phase change layer.Type: ApplicationFiled: December 27, 2007Publication date: February 5, 2009Applicants: INDUSTRIAL TECHNOLOGY RESEARCH INSTITUTE, POWERCHIP SEMICONDUCTOR CORP., NANYA TECHNOLOGY CORPORATION, PROMOS TECHNOLOGIES INC., WINBOND ELECTRONICS CORP.Inventor: Tsai-Chu Hsiao
-
Patent number: 7485917Abstract: A split gate flash memory cell comprising a semiconductor substrate having a first insulating layer thereon and a floating gate with a first width is disclosed. The cell further comprises a second insulating layer, a control gate and a cap on the floating gate in sequence. The cap layer, the control gate and the second insulating layer have a same second width less than the first width. The cell also comprises a third insulating layer over the semiconductor substrate, the sidewalls of the control gate, the second insulating layer, the floating gate, and the first insulating layer. In addition, an erase gate formed on the third insulating layer is provided.Type: GrantFiled: March 28, 2006Date of Patent: February 3, 2009Assignee: Promos Technologies Inc.Inventors: Ching-Hung Fu, Hung-Kwei Liao, Chien-Chung Lu
-
Patent number: 7479452Abstract: A method of forming cell bitline contact plugs is disclosed in the present invention. After providing a semiconductor substrate with a first region and a second region, cell bitline contacts are formed at the first region. After forming bitline pattern openings at the second region, poly spacers are formed on sidewalls of the cell bitline contacts and the bitline pattern openings. A substrate contact and a gate contact are then formed within the openings at the second region. After forming a trench around each of the substrate contact and the gate contact by performing an etching process, cell-bitline contact plugs, a substrate contact plug, and a gate contact plug are formed.Type: GrantFiled: April 12, 2005Date of Patent: January 20, 2009Assignee: Promos Technologies Inc.Inventor: Jung-Wu Chien
-
Publication number: 20090014705Abstract: A phase change memory device is provided. The phase change memory device comprises a substrate. A first conductive layer is formed on the substrate. A heating electrode is formed on the first conductive layer, and electrically connected to the first conductive layer, wherein the heating electrode comprises a carbon nanotube (CNT). A phase change material layer covers the heating electrode. A second conductive layer is formed on the phase change material layer, and electrically connected to the phase change material layer.Type: ApplicationFiled: May 27, 2008Publication date: January 15, 2009Applicants: INDUSTRIAL TECHNOLOGY RESEARCH INSTITUTE, POWERCHIP SEMICONDUCTOR CORP., NANYA TECHNOLOGY CORPORATION, PROMOS TECHNOLOGIES INC., WINBOND ELECTRONICS CORP.Inventors: Hong-Hui Hsu, Frederick T. Chen, Ming-Jer Kao
-
Publication number: 20090017597Abstract: A method for manufacturing semiconductor shallow trench isolation is performed as follows. First, a semiconductor substrate including at least one shallow trench is provided, and the shallow trench is filled with Spin-On-Dielectric (SOD) material, e.g., polysilazane, to form a SOD material layer. Then, the SOD material layer is subjected to a planarization process. Oxygen ions are implanted into the SOD material layer to a predetermined depth, and a high temperature process is performed afterwards to transform the portion of the SOD material layer having oxygen ions into a silicon oxide layer. The oxygen ions can be implanted by plasma doping, immersion doping or ion implantation.Type: ApplicationFiled: January 4, 2008Publication date: January 15, 2009Applicant: PROMOS TECHNOLOGIES INC.Inventors: PETER HAI JUN ZHAO, YU CHI CHEN, YU SHENG LIU
-
Publication number: 20090014834Abstract: A contact plug structure for a checkerboard dynamic random access memory comprises a body portion, two leg portions connected to the body portion and a dielectric block positioned between the two leg portions. Each leg portion is electrically connected to a deep trench capacitor arranged in an S-shape manner with respect to the contact plug structure via a doped region isolated by a shallow trench isolation structure. Preferably, the body portion and the two leg portions can be made of the same conductive material selected from the group consisting of polysilicon, doped polysilicon, tungsten, copper and aluminum, while the dielectric block can be made of material selected from the group consisting of borophosphosilicate glass. Particularly, the contact plug can be prepared by dual-damascene technique. Since the overlapped area between the contact plug structure and a word line can be dramatically decreased, the bit line coupling (BLC) can be effectively reduced.Type: ApplicationFiled: June 30, 2008Publication date: January 15, 2009Applicant: PROMOS TECHNOLOGIES INC.Inventor: Hsueh Yi Che
-
Publication number: 20090014787Abstract: A power MOSFET structure comprises at least one first gate in the cell area and at least one second gate at the peripheral that are both in a semiconductor substrate. The first and second gates are electrically connected, and the second gate is connected to a contact so as to electrically connect to a bond pad for transmitting gate control signals. The semiconductor substrate comprises a first semiconductor layer, a second semiconductor layer and a third semiconductor layer in downward sequence. The first and third semiconductor layers are of a first conductive type, e.g., n-type, and the second semiconductor layer is of a second conductive type, e.g., p-type. The first and third semiconductor layers serve as the source and the drain, respectively.Type: ApplicationFiled: January 4, 2008Publication date: January 15, 2009Applicant: PROMOS TECHNOLOGIES INC.Inventor: Ting Sing Wang
-
Publication number: 20090008621Abstract: A phase-change memory element is provided. The phase-change memory element of an embodiment of the invention comprises a phase-change material layer with a concave, and a heater with an extended part, wherein the extended part of the heater is wedged in the concave of the phase-change material layer. Specifically, the extended part of the heater has a length of 10Ė5000 ?.Type: ApplicationFiled: December 28, 2007Publication date: January 8, 2009Applicants: INDUSTRIAL TECHNOLOGY RESEARCH INSTITUTE, POWERCHIP SEMICONDUCTOR CORP., NANYA TECHNOLOGY CORPORATION, PROMOS TECHNOLOGIES INC., WINBOND ELECTRONICS CORP.Inventors: Yung-Fa Lin, Te-Chun Wang
-
Publication number: 20090008781Abstract: A semiconductor device structure includes a substrate, a first conductive layer over the substrate, a second conductive layer between the first conductive layer and the substrate and extending over the sidewalls of the first conductive layer, a dielectric layer between the second conductive layer and the substrate, a cap layer over the first conductive layer and the second conductive layer, and a liner layer on the sidewalls of the second conductive layer.Type: ApplicationFiled: September 15, 2008Publication date: January 8, 2009Applicant: ProMOS Technologies Inc.Inventors: Bai-rou Ni, Fang-Yu Yeh, Yueh-Chuan Lee
-
Publication number: 20090010047Abstract: A phase change memory writing circuit is provided. The circuit comprises a writing path and a fast write control unit. The writing path further comprises a current driving unit, a first switch device and a phase change memory cell. The current driving unit is coupled to a high voltage source and outputs a driving current. The first switch device is controlled by a first control signal. The fast write control unit is coupled to the writing path to provide a writing voltage to the writing path. When the first switch device is turned off, the fast write control unit outputs the writing voltage to the writing path. When the first switch device is turned on, the fast write control unit stops outputting the writing voltage to the writing path.Type: ApplicationFiled: December 14, 2007Publication date: January 8, 2009Applicants: INDUSTRIAL TECHNOLOGY RESEARCH INSTITUTE, POWERCHIP SEMICONDUCTOR CORP., NANYA TECHNOLOGY CORPORATION, PROMOS TECHNOLOGIES INC., WINBOND ELECTRONICS CORP.Inventors: Shyh-Shyuan Sheu, Lieh-Chiu Lin, Pei-Chia Chiang
-
Publication number: 20080318392Abstract: A method for forming shallow trench isolation structures is provided. The method comprises the following steps: providing a substrate with a āvā shaped trench, forming a first dielectric layer to cover the upper portion of the inner wall of the trench; conducting the first etching process to pull back the uncovered inner wall of the trench; removing the first dielectric layer; and forming a second dielectric layer to cover the trench and form a void inside the trench.Type: ApplicationFiled: September 28, 2007Publication date: December 25, 2008Applicant: Promos Technologies Inc.Inventors: Kuo-Hsiang Hung, Chuan-Chi Chen
-
Publication number: 20080316847Abstract: A sensing circuit of a phase change memory. The sensing circuit comprises a storage capacitor and a reference capacitor, a storage memory device and a reference memory device, a storage discharge switch and a reference discharge switch, and an arbitrator. First terminals of the storage capacitor and the reference capacitor are respectively coupled to a pre-charge voltage via first switches. First terminals of the storage memory device and the reference memory device are respectively coupled to the first terminals of the storage capacitor and the reference capacitor. The storage discharge switch and the reference discharge switch are respectively coupled to second terminals of the storage memory device and the reference memory device. The arbitrator is coupled to the first terminals of the storage memory device and the reference memory device and provides an output as a read result of the storage memory device.Type: ApplicationFiled: December 29, 2007Publication date: December 25, 2008Applicants: INDUSTRIAL TECHNOLOGY RESEARCH INSTITUTE, POWERCHIP SEMICONDUCTOR CORP., NANYA TECHNOLOGY CORPORATION, PROMOS TECHNOLOGIES INC., WINBOND ELECTRONICS CORP.Inventors: Lieh-Chiu Lin, Shyh-Shyuan Sheu, Pei-Chia Chiang