Patents Assigned to QST Holding, LLC
-
Patent number: 9223520Abstract: A memory controller to provide memory access services in an adaptive computing engine is provided. The controller comprises: a network interface configured to receive a memory request from a programmable network; and a memory interface configured to access a memory to fulfill the memory request from the programmable network, wherein the memory interface receives and provides data for the memory request to the network interface, the network interface configured to send data to and receive data from the programmable network.Type: GrantFiled: June 30, 2014Date of Patent: December 29, 2015Assignee: QST Holdings LLCInventors: Frederick Curtis Furtek, Paul L. Master
-
Patent number: 8843928Abstract: A method and system of efficient use and programming of a multi-processing core device. The system includes a programming construct that is based on stream-domain code. A programmable core based computing device is disclosed. The computing device includes a plurality of processing cores coupled to each other. A memory stores stream-domain code including a stream defining a stream destination module and a stream source module. The stream source module places data values in the stream and the stream conveys data values from the stream source module to the stream destination module. A runtime system detects when the data values are available to the stream destination module and schedules the stream destination module for execution on one of the plurality of processing cores.Type: GrantFiled: January 21, 2011Date of Patent: September 23, 2014Assignee: QST Holdings, LLCInventors: Paul Master, Frederick Furtek
-
Patent number: 8767804Abstract: Aspects of a reconfigurable system for providing channel coding in a wireless communication device are described. The aspects include a plurality of computation elements for performing channel coding operations and memory for storing programs to direct each of the plurality of computation elements. A controller controls the plurality of computation elements and stored programs to achieve channel coding operations in accordance with a plurality of wireless communication standards. The plurality of computation elements include a data reordering element, a linear feedback shift register (LFSR) element, a convolutional encoder element, and a Viterbi decoder element.Type: GrantFiled: August 20, 2012Date of Patent: July 1, 2014Assignee: QST Holdings LLCInventor: W. James Scheuermann
-
Patent number: 8769214Abstract: A memory controller to provide memory access services in an adaptive computing engine is provided. The controller comprises: a network interface configured to receive a memory request from a programmable network; and a memory interface configured to access a memory to fulfill the memory request from the programmable network, wherein the memory interface receives and provides data for the memory request to the network interface, the network interface configured to send data to and receive data from the programmable network.Type: GrantFiled: September 11, 2012Date of Patent: July 1, 2014Assignee: QST Holdings LLCInventors: Frederick Curtis Furtek, Paul L. Master
-
Patent number: 8442096Abstract: A system for detecting and identifying the identity of a base station or cell which transmits a scrambling code is provided. According to one aspect of the system, the system is used to perform scrambling code detection of eight (8) primary cells (each scrambling code's X-component being spaced sixteen (16) chips apart) in a group. According to another aspect of the system, a single scrambling code generator is used to generate a master scrambling code. The master scrambling code is then used to create individual scrambling codes which are used in correlation with received signals to detect in parallel which one of the eight (8) possible primary cells in the group transmitted the received signals. According to yet another aspect of the system, each of the correlators maintains a corresponding X-component segment of the master scrambling code.Type: GrantFiled: July 8, 2009Date of Patent: May 14, 2013Assignee: QST Holdings LLCInventors: Sharad Sambhwani, Ghobad Heidari
-
Patent number: 8406281Abstract: A system acquisition module and corresponding method for facilitating PN code searching which has a PN sequence generator configurable to generate a plurality of PN sequences. The module and method also includes computational units configurable to correlate each received signal sample of a plurality of received signal samples with a corresponding PN sequence of the plurality of PN sequences, and further configurable to provide other hardware resources. A number of computational units from the plurality of computational units are selectively configured to correlate the received signal samples with the PN sequences—the number depending upon availability of the plurality of computational units from providing the other hardware resources.Type: GrantFiled: October 28, 2009Date of Patent: March 26, 2013Assignee: QST Holdings LLCInventors: Ghobad Heidari, Kuor-Hsin Chang, Paul L. Master, Eugene B. Hogenauer, Walter James Scheuermann
-
Patent number: 8365580Abstract: An improved and non-destructive test method and system utilizes ultrasound wave energy to automatically judge the sealing effectiveness of a sealed compartment such as the cabin of a motor vehicle or aircraft. An ultrasonic transmitter generates ultrasound energy of a specified frequency within the compartment, and one or more ultrasound sensors outside the volume detect the presence and amplitude of ultrasound energy at the specified frequency. Alternatively, the transmitter can be configured to generate ultrasound energy outside the compartment, and the sensors can be arranged to detect ultrasound energy within the compartment. The detected energy level is compared to a calibrated threshold, and a leak indication is generated if the threshold is exceeded.Type: GrantFiled: November 9, 2005Date of Patent: February 5, 2013Assignee: QST Holdings, LLCInventor: Michael Stumpf
-
Publication number: 20130024826Abstract: The present invention is a method, system, software and data structure for profiling programs, other code, and adaptive computing integrated circuit architectures, using a plurality of data parameters such as data type, input and output data size, data source and destination locations, data pipeline length, locality of reference, distance of data movement, speed of data movement, data access frequency, number of data load/stores, memory usage, and data persistence. The profiler of the invention accepts a data set as input, and profiles a plurality of functions by measuring a plurality of data parameters for each function, during operation of the plurality of functions with the input data set, to form a plurality of measured data parameters. From the plurality of measured data parameters, the profiler generates a plurality of data parameter comparative results corresponding to the plurality of functions and the input data set.Type: ApplicationFiled: September 25, 2012Publication date: January 24, 2013Applicant: QST Holdings LLCInventor: QST Holdings LLC
-
Patent number: 8356161Abstract: The present invention concerns a new category of integrated circuitry and a new methodology for adaptive or reconfigurable computing. The preferred IC embodiment includes a plurality of heterogeneous computational elements coupled to an interconnection network. The plurality of heterogeneous computational elements include corresponding computational elements having fixed and differing architectures, such as fixed architectures for different functions such as memory, addition, multiplication, complex multiplication, subtraction, configuration, reconfiguration, control, input, output, and field programmability. In response to configuration information, the interconnection network is operative in real-time to configure and reconfigure the plurality of heterogeneous computational elements for a plurality of different functional modes, including linear algorithmic operations, non-linear algorithmic operations, finite state machine operations, memory operations, and bit-level manipulations.Type: GrantFiled: October 15, 2008Date of Patent: January 15, 2013Assignee: QST Holdings LLCInventors: Paul L. Master, Eugene Hogenauer, Walter James Scheuermann
-
Publication number: 20130013872Abstract: A memory controller to provide memory access services in an adaptive computing engine is provided. The controller comprises: a network interface configured to receive a memory request from a programmable network; and a memory interface configured to access a memory to fulfill the memory request from the programmable network, wherein the memory interface receives and provides data for the memory request to the network interface, the network interface configured to send data to and receive data from the programmable network.Type: ApplicationFiled: September 11, 2012Publication date: January 10, 2013Applicant: QST Holdings LLCInventors: Frederick Curtis Furtek, Paul L. Master
-
Publication number: 20120317397Abstract: The present invention concerns configuration of a new category of integrated circuitry for adaptive computing. The various embodiments provide an executable information module for an adaptive computing engine (ACE) integrated circuit and may include configuration information, operand data, and may also include routing and power control information. The ACE IC comprises a plurality of heterogeneous computational elements coupled to an interconnection network. The plurality of heterogeneous computational elements include corresponding computational elements having fixed and differing architectures, such as fixed architectures for different functions such as memory, addition, multiplication, complex multiplication, subtraction, configuration, reconfiguration, control, input, output, and field programmability. In response to configuration information, the interconnection network is operative to configure the plurality of heterogeneous computational elements for a plurality of different functional modes.Type: ApplicationFiled: August 20, 2012Publication date: December 13, 2012Applicant: QST Holdings LLCInventors: Paul L. Master, Stephen J. Smith, John Watson
-
Publication number: 20120265914Abstract: The present invention concerns a new category of integrated circuitry and a new methodology for adaptive or reconfigurable computing. The preferred IC embodiment includes a plurality of heterogeneous computational elements coupled to an interconnection network. The plurality of heterogeneous computational elements include corresponding computational elements having fixed and differing architectures, such as fixed architectures for different functions such as memory, addition, multiplication, complex multiplication, subtraction, configuration, reconfiguration, control, input, output, and field programmability. In response to configuration information, the interconnection network is operative in real-time to configure and reconfigure the plurality of heterogeneous computational elements for a plurality of different functional modes, including linear algorithmic operations, non-linear algorithmic operations, finite state machine operations, memory operations, and bit-level manipulations.Type: ApplicationFiled: January 19, 2012Publication date: October 18, 2012Applicant: QST Holdings LLCInventors: Paul L. Master, Eugene Hogenauer, Walter James Scheuermann
-
Patent number: 8276135Abstract: The present invention is a method, system, software and data structure for profiling programs, other code, and adaptive computing integrated circuit architectures, using a plurality of data parameters such as data type, input and output data size, data source and destination locations, data pipeline length, locality of reference, distance of data movement, speed of data movement, data access frequency, number of data load/stores, memory usage, and data persistence. The profiler of the invention accepts a data set as input, and profiles a plurality of functions by measuring a plurality of data parameters for each function, during operation of the plurality of functions with the input data set, to form a plurality of measured data parameters. From the plurality of measured data parameters, the profiler generates a plurality of data parameter comparative results corresponding to the plurality of functions and the input data set.Type: GrantFiled: November 7, 2002Date of Patent: September 25, 2012Assignee: QST Holdings LLCInventor: Paul L. Master
-
Patent number: 8266388Abstract: A memory controller to provide memory access services in an adaptive computing engine is provided. The controller comprises: a network interface configured to receive a memory request from a programmable network; and a memory interface configured to access a memory to fulfill the memory request from the programmable network, wherein the memory interface receives and provides data for the memory request to the network interface, the network interface configured to send data to and receive data from the programmable network.Type: GrantFiled: July 7, 2011Date of Patent: September 11, 2012Assignee: QST Holdings LLCInventors: Frederick Curtis Furtek, Paul L. Master
-
Publication number: 20120222038Abstract: Task definitions are used by a task scheduler and prioritizer to allocate task operations to a plurality of processing units. The task definition is an electronic record that specifies resources needed by, and other characteristics of, a task to be executed. Resources include types of processing nodes desired to execute the task, needed amount or rate of processing cycles, amount of memory capacity, number of registers, input/output ports, buffer sizes, etc. Characteristics of a task in clued maximum latency time, frequency of execution of a task, communication ports, and other characteristics. An examplary task definition language and syntax is described that uses constructs including order of attempted scheduling operations, percentage or amount of resources desired by different operations, handling of multiple executable images or modules, overlays, port aliases and other features.Type: ApplicationFiled: December 23, 2011Publication date: August 30, 2012Applicant: QST HOLDINGS, LLCInventors: Ramana KATRAGADDA, Paul SPOLTORE, Ric HOWARD
-
Patent number: 8249135Abstract: Aspects of a reconfigurable system for providing channel coding in a wireless communication device are described. The aspects include a plurality of computation elements for performing channel coding operations and memory for storing programs to direct each of the plurality of computation elements. A controller controls the plurality of computation elements and stored programs to achieve channel coding operations in accordance with a plurality of wireless communication standards. The plurality of computation elements include a data reordering element, a linear feedback shift register (LFSR) element, a convolutional encoder element, and a Viterbi decoder clement.Type: GrantFiled: August 20, 2010Date of Patent: August 21, 2012Assignee: QST Holdings LLCInventor: W. James Scheuermann
-
Patent number: 8250339Abstract: The present invention concerns configuration of a new category of integrated circuitry for adaptive computing. The various embodiments provide an executable information module for an adaptive computing engine (ACE) integrated circuit and may include configuration information, operand data, and may also include routing and power control information. The ACE IC comprises a plurality of heterogeneous computational elements coupled to an interconnection network. The plurality of heterogeneous computational elements include corresponding computational elements having fixed and differing architectures, such as fixed architectures for different functions such as memory, addition, multiplication, complex multiplication, subtraction, configuration, reconfiguration, control, input, output, and field programmability. In response to configuration information, the interconnection network is operative to configure the plurality of heterogeneous computational elements for a plurality of different functional modes.Type: GrantFiled: December 21, 2007Date of Patent: August 21, 2012Assignee: QST Holdings LLCInventors: Paul L. Master, Stephen J. Smith, John Watson
-
Patent number: 8225073Abstract: The present invention concerns configuration of a new category of integrated circuitry for adaptive or reconfigurable computing. The preferred adaptive computing engine (ACE) IC includes a plurality of heterogeneous computational elements coupled to an interconnection network. The plurality of heterogeneous computational elements include corresponding computational elements having fixed and differing architectures, such as fixed architectures for different functions such as memory, addition, multiplication, complex multiplication, subtraction, configuration, reconfiguration, control, input, output, and field programmability.Type: GrantFiled: March 6, 2009Date of Patent: July 17, 2012Assignee: QST Holdings LLCInventors: Paul L. Master, Stephen J. Smith, John Watson
-
Patent number: 8200799Abstract: A hardware task manager for managing operations in an adaptive computing system. The task manager indicates when input and output buffer resources are sufficient to allow a task to execute. The task can require an arbitrary number of input values from one or more other (or the same) tasks. Likewise, a number of output buffers must also be available before the task can start to execute and store results in the output buffers. The hardware task manager maintains a counter in association with each input and output buffer. For input buffers, a negative value for the counter means that there is no data in the buffer and, hence, the respective input buffer is not ready or available. Thus, the associated task can not run. Predetermined numbers of bytes, or “units,” are stored into the input buffer and an associated counter is incremented.Type: GrantFiled: February 9, 2009Date of Patent: June 12, 2012Assignee: QST Holdings LLCInventors: W. James Scheuermann, Eugene B. Hogenauer
-
Publication number: 20120124333Abstract: The present invention concerns a new category of integrated circuitry and a new methodology for adaptive or reconfigurable computing. The preferred IC embodiment includes a plurality of heterogeneous computational elements coupled to an interconnection network. The plurality of heterogeneous computational elements include corresponding computational elements having fixed and differing architectures, such as fixed architectures for different functions such as memory, addition, multiplication, complex multiplication, subtraction, configuration, reconfiguration, control, input, output, and field programmability. In response to configuration information, the interconnection network is operative in real-time to configure and reconfigure the plurality of heterogeneous computational elements for a plurality of different functional modes, including linear algorithmic operations, non-linear algorithmic operations, finite state machine operations, memory operations, and bit-level manipulations.Type: ApplicationFiled: January 19, 2012Publication date: May 17, 2012Applicant: QST Holdings LLCInventors: Paul L. Master, Eugene Hogenauer, Walter James Scheuermann