Abstract: A physical interconnection architecture for making connections between a plurality of first printed-circuit boards and a plurality of second printed-circuit boards includes a midplane printed-circuit board having a plurality of first connectors oriented in a first direction on one side of the midplane for making connections to the plurality of first printed-circuit boards. The midplane printed-circuit board also has a plurality of second connectors oriented in a second direction orthogonal to the plurality of first connectors on the other side of the midplane. The connectors are positioned such that connection pins on the plurality of first connectors and plurality of second connectors in regions of intersection are double-ended pins common to both. The remaining connection pins of the plurality of first connectors are single-ended connection pins which are connected to the single-ended connection pins of the plurality of second connectors via conductive traces on the midplane printed-circuit board.
Abstract: A method is provided for eliminating hold time violations in implementing high-speed logic circuits specified in circuit configuration data includes the steps of providing a synchronizer flip-flop device or latch corresponding to every flip-flop device or latch specified in the circuit configuration data. The synchronizer flip-flop is provided immediately upstream in the data path from its corresponding original user flip-flop device. A predetermined amount of delay is added to the user's original clock and data signals. A synchronizing clock signal generator provides a delayed synchronizer clock for each master clock in the circuit which is provided to each user flip flop.
Abstract: A connector arrangement for connecting together a plurality of circuit boards includes a plurality of side insertion connectors of a first mating type are mounted parallel to one another on parallel finger portions extending from body portions of one or more first circuit boards. A plurality of side insertion type connectors of a second mating type are mounted on a plurality of second circuit boards. The side insertion type connectors of the second type are mounted at positions and orientations on the second circuit boards chosen such that they are engageable with the mating connectors of the first type mounted on the first circuit boards. When connected by the mating connectors, the first and second circuit boards will be disposed at right angles to one another.
Abstract: A system for physical emulation of electronic circuits or systems includes a data entry workstation where a user may input data representing the circuit or system configuration. This data is converted to a form suitable for programming an array of programmable gate elements provided with a richly interconnected architecture. Provision is made for externally connecting VLSI devices or other portions of a user's circuit or system. A network of internal probing interconnections is made available by utilization of unused circuit paths in the programmable gate arrays.
Type:
Grant
Filed:
December 2, 1988
Date of Patent:
April 28, 1992
Assignee:
Quickturn Systems, Incorporated
Inventors:
Stephen P. Sample, Michael R. D'Amour, Thomas S. Payne