Abstract: The present invention relates to a phase detector with no dead zone comprising two detecting means and two control logic circuits. The phase-frequency detector employs the control logic circuits to proceed with reset operation of the detecting means such that the existence of a phase difference between the reference clock signal and the feedback clock signal prevents the misdetection of the up, down signals (output signal), and the up, down signals will not be simultaneously at "1".