Patents Assigned to Renesas Electronics Coporation
-
Patent number: 10680072Abstract: The reliability of resistive field plate part-containing semiconductor device is improved. In peripheral region of semiconductor chip, the outer circumference end of internal circulation wire is separated from outer circumference end of first conductor pattern of resistive field plate part toward element region. Inner circumference end of external circulation wire is separated from inner circumference end of second conductor pattern of resistive field plate part toward outer circumference of the chip. First conductor pattern of resistive field plate part is partially extended to over thin insulation film to form first lead-out part, and internal circulation wire and first lead-out part of first conductor pattern are electrically coupled via first coupling hole.Type: GrantFiled: July 25, 2018Date of Patent: June 9, 2020Assignee: RENESAS ELECTRONICS COPORATIONInventor: Sho Nakanishi
-
Patent number: 8692383Abstract: To achieve a reduction in cost of a semiconductor device, in a common board (a wiring board), a plurality of bonding leads each extend toward the center of the board, and a solder resist film as a die bonding region supporting a minimum chip is coated with a die bonding material. With this, even when a first semiconductor chip as a large chip is mounted, wire bonding can be performed without causing the die bonding material to cover the bonding leads. Thus, development cost can be reduced to reduce the cost of the semiconductor device (LGA).Type: GrantFiled: September 13, 2011Date of Patent: April 8, 2014Assignee: Renesas Electronics CoporationInventors: Soshi Kuroda, Kenya Hironaga, Hironori Matsushima, Masatoshi Yasunaga, Akira Yamazaki
-
Patent number: 8455925Abstract: To provide a structure of a semiconductor device that realizes an increase in a capacitor capacitance of a memory circuit to the maximum while inhibiting an increase in a contact resistance of a logic circuit, and a manufacture method thereof. When designating the number of layers of the local interconnect layers having wiring that makes up a logic circuit area as M and designating the number of layers of the local interconnect layers having wiring that makes up the memory circuit as N (M and N are natural numbers and satisfy M>N), capacitance elements are provided over the interconnect layers comprised of (M?N) layers or (M?N+1) layers.Type: GrantFiled: February 9, 2011Date of Patent: June 4, 2013Assignee: Renesas Electronic CoporationInventors: Masashige Moritoki, Takamasa Itou, Takashi Ogura, Tsutomu Himukai, Shigeaki Shimizu
-
Patent number: 8238142Abstract: In a multipart SRAM memory cell of the present invention, an access transistor of a first port is disposed in a p-type well, and an access transistor of a second port is disposed in a p-type well. The gates of all of transistors disposed in a memory cell extend in the same direction. With the configuration, a semiconductor memory device having a low-power consumption type SRAM memory cell with an increased margin of variations in manufacturing, by which a bit line can be shortened in a multiport SRAM memory cell or an associative memory, can be obtained.Type: GrantFiled: May 18, 2011Date of Patent: August 7, 2012Assignee: Renesas Electronics CoporationInventor: Koji Nii
-
Patent number: 8144523Abstract: A semiconductor storage device in accordance with an exemplary aspect of the present invention includes a plurality of memory cells arranged in a matrix pattern, a plurality of word lines each provided so as to correspond to each line of the memory cells, a plurality of bit lines each connected to respective one of the memory cells, and a row selection circuit that, in a read operation, drives the word line to a set potential at a drive speed slower than a discharge speed of the bit line exhibited when the word line is raised roughly vertically to VDD.Type: GrantFiled: March 17, 2010Date of Patent: March 27, 2012Assignee: Renesas Electronics CoporationInventor: Hiroyuki Kobatake
-
Patent number: RE45987Abstract: An external terminal of an electronic component is provided with a lead base material and a metal thin film coating a surface of the lead base material, and an average value of a crystal size index is not less than 7, which is defined based on dimensions of a crystal particle in a direction perpendicular to the lead base material surface and in a direction parallel thereto, taken on a cut surface of the metal thin film defined by a given plane cutting the metal thin film in a direction perpendicular to the lead base material surface. Such constitution provides an electronic component having an external terminal coated with a metal thin film of a simple structure constituted of Sn or a Sn-based and substantially Pb-free alloy, formed by plating on a surface of a lead base material.Type: GrantFiled: August 30, 2013Date of Patent: April 26, 2016Assignee: RENESAS ELECTRONICS COPORATIONInventor: Kenta Ogawa