Abstract: A processor device and method for data protection by means of data block scrambling is disclosed, which has a processor core, a cache and a block scrambling/de-scrambling device. The processor core executes instructions of the processor and access data in a memory. The cache is connected to the processor core in order to provide it with a memory space for quickly accessing data. The block scrambling/de-scrambling device is coupled between the cache and the memory in order to scramble data block outputted by the cache based on a seed generated by a seed generator or to de-scramble data block inputted by the memory based on the seed.