Patents Assigned to Sanyo Electric Co.
-
Patent number: 7203468Abstract: An RF circuit (131–138) satisfies Pnoise+NF+G?Plim+sW (0?s?4) at an edge of a guard band with respect to a required transmission level PAll, an upper tolerance level of out-of-band noise Plim, a guard bandwidth W, and a noise level Pnoise, where NF is a noise figure and G is a gain. An IF circuit (121–123) satisfies PAll?Pin+G, where PIF is an output level of a BPF (123). Out-of-band noise levels are reduced to Pnoise by the steep BPF (123). The RF circuit (131–138) is structured so that noise from a local oscillator circuit (134) does not surpass noise from the IF circuit (121–123). Reductions in power consumption are thus realized in addition to guard bandwidth reductions, because of being able to eliminate out-of-band noise from an amplifier (138) using a low-loss filter (140) having an attenuation slope s.Type: GrantFiled: March 4, 2002Date of Patent: April 10, 2007Assignees: Sanyo Telecommunications Co., Ltd., Sanyo Electric Co., Ltd.Inventors: Masahiro Narita, Yasunori Akatsuka
-
Patent number: 7201009Abstract: There is provided a cooling apparatus which can improve a cooling efficiency while preventing an abnormal increase in pressure of a high side. The cooling apparatus comprises: a refrigerant circuit which uses carbon dioxide as a refrigerant; a control device which controls a speed of rotation of the compressor between predetermined lowest and highest speeds; and a cooled state sensor which detects a cooled state in a refrigerator main body to be cooled by an evaporator included in the refrigerant circuit. The control device increases a highest speed of rotation of the compressor if a temperature in the chamber of the refrigerator main body detected by the cooled state sensor is low.Type: GrantFiled: May 19, 2004Date of Patent: April 10, 2007Assignee: Sanyo Electric Co., Ltd.Inventors: Haruhisa Yamasaki, Kenzo Matsumoto, Shigeya Ishigaki, Masaji Yamanaka, Kentaro Yamaguchi
-
Patent number: 7203522Abstract: The folding communication terminal of the present invention is composed of a display device which is visible to the user when the folding communication terminal is in a folded state, and which is capable of multicolor display. The user knows by glancing at the illumination color, without reading characters displayed on the display device and without straining their eyes, whether a caller's telephone number is notified or not. Furthermore, the display is illuminated in a color which is specified and registered in advance in correspondence with the caller's telephone number. The user is thus able to know at a glance who a call is from. Furthermore, the display device is illuminated in a color distinguishing between whether there is notification information which is yet to be displayed or not. The user can judge whether it is necessary to check notification information with a glance at the illumination color.Type: GrantFiled: October 29, 2004Date of Patent: April 10, 2007Assignee: Sanyo Electric Co., Ltd.Inventors: Mitsuji Hama, Tadahiro Emoto, Kenji Kiyota
-
Patent number: 7201974Abstract: An electron transport layer includes an electron transport material (host material) and a carrier transportable dopant. The carrier transportable dopant is contained 1% by weight to 50% by weight, preferably 1% by weight to 10% by weight for the electron transport material. A compound having a carbazole group or a derivative of the compound is employed as the carrier transportable dopant. A complex of an 8-hydroxyquinoline derivative and metal is employed as the electron transport material.Type: GrantFiled: October 30, 2001Date of Patent: April 10, 2007Assignee: Sanyo Electric Co., Ltd.Inventor: Yuji Hamada
-
Patent number: 7202787Abstract: A non-authentic article discrimination system for discriminating whether an article to which an IC tag is attached is a non-authentic article includes an IC tag and a base device. The IC tag includes a first antenna portion for receiving a radio wave, a power generation circuit for generating electric power from the radio wave received by the first antenna portion, a first storing portion for storing information regarding the article, and a radio wave output circuit for outputting a radio wave including the information stored in the first storing portion via the first antenna portion.Type: GrantFiled: September 29, 2004Date of Patent: April 10, 2007Assignee: Sanyo Electric Co., Ltd.Inventor: Tsutomu Nakazawa
-
Patent number: 7203312Abstract: A cellular phone has distributed encrypted content data and an encrypted content key stored in a memory. The encrypted content key data read out from the memory is decrypted by a decryption processing unit using key data Kp stored in a Kp hold unit, and then applied to a audio reproduction module. A decryption processing unit decrypts encrypted content data read out from the memory using a content key Kc extracted by the decryption processing unit to reproduce content data Dc.Type: GrantFiled: August 29, 2000Date of Patent: April 10, 2007Assignees: Fujitsu Limited, Sanyo Electric Co., Ltd.Inventors: Masayuki Hatanaka, Jun Kamada, Takahisa Hatakeyama, Takayuki Hasebe, Seigou Kotani, Shigeki Furuta, Takeaki Anazawa, Toshiaki Hioki, Miwa Kanamori, Yoshihiro Hori
-
Patent number: 7203370Abstract: An image signal processing apparatus includes two JPEG codecs. A plurality of frames of image signals periodically input from a multiplexer are individually compressed by the two JPEG codecs, and the compressed image signals are recorded on a hard disk by an HDD. Furthermore, the plurality of frames of the compressed image signals reproduced from the hard disk are individually expanded by the two JPEG codecs, and the expanded image signals are output to a monitor. Herein, each of the JPEG codecs selectively executes individual compression of the plurality of frames of the image signals and individual expansion of the plurality of frames of the compressed image signals. A CPU makes the JPEG codecs perform the compression process prior to the expansion process.Type: GrantFiled: November 21, 2002Date of Patent: April 10, 2007Assignee: Sanyo Electric Co., Ltd.Inventors: Akira Toguchi, Satoshi Tanaka, Yukio Sugimura, Tetsuro Yabumoto
-
Patent number: 7203357Abstract: Image data of a target pixel and peripheral pixels are stored in a memory. Using a most significant bit extractor circuit, 4 most significant bits of data are extracted from each image data. A histogram circuit generates a histogram of the extracted 4-bit data. Referring to the histogram, a data processor circuit (17) replaces the image data of the target pixel with a maximum value of the numbers of pixels having the same level and outputs the processed data. Then, a digit-complementing circuit converts the data output from the data processor circuit to 8-bit data and outputs the converted data. In this manner, a regular image is converted into an image similar to a draft-design image.Type: GrantFiled: September 4, 2003Date of Patent: April 10, 2007Assignee: Sanyo Electric Co., Ltd.Inventors: Masato Teratani, Tomomichi Nakai
-
Publication number: 20070078254Abstract: An optical resin material containing a hydrolysis/polycondensation product, having at least a hydroxyl group in a molecule, of metal alkoxide, a volatile low-molecular component and an organic polymer, wherein the volatile low-molecular component has a polar group (for example, a carboxylic acid group, a carbonyl group, and a hydroxyl group) which can bind to the hydroxyl group of the hydrolysis/polycondensation product of metal alkoxide.Type: ApplicationFiled: September 26, 2006Publication date: April 5, 2007Applicant: Sanyo Electric Co., Ltd.Inventors: Mitsuaki Matsumoto, Keiichi Kuramoto, Nobuhiko Hayashi
-
Publication number: 20070074756Abstract: A double-side light receiving solar cell in a planer regular hexagon shape and having first electrodes on both surfaces are divided into four pieces by a line A-A? connecting two opposing apexes and by a line B-B? perpendicular to the line A-A? and connecting center points on two opposing sides. By matching oblique lines of two divided pieces without misalignment and with respective surfaces in an inversed state, the first electrodes on the same side of the two divided pieces align along the same single straight line. Then, the first electrodes that are on the same side are connected with a first inter connecter, thereby constructing a unit having a rectangular outline. Units thus constructed are arranged so that relevant sides match without misalignment. By handling on a unit basis as described above, it is possible to facilitate an arrangement of the cells and an electricity connection work.Type: ApplicationFiled: September 27, 2006Publication date: April 5, 2007Applicant: SANYO ELECTRIC CO., LTD.Inventors: Toshio Yagiura, Shingo Okamoto, Atsushi Nakauchi
-
Publication number: 20070075320Abstract: A semiconductor laser device includes a supporting substrate; a semiconductor laser device portion which is formed on a surface of the supporting substrate, and which includes a pair of cavity surfaces; an adhesive layer with which the supporting substrate and the semiconductor laser device portion are adhered to each other; and areas, in which no adhesive layer exists, the areas being near the ends respectively of the cavity surfaces, the ends being closer to the supporting substrate.Type: ApplicationFiled: September 29, 2006Publication date: April 5, 2007Applicant: Sanyo Electric Co., Ltd.Inventor: Masayuki Hata
-
Publication number: 20070075425Abstract: The invention prevents a pad electrode for external connection of a semiconductor device from being damaged. An electronic circuit, a first pad electrode connected to the electronic circuit, and a second pad electrode connected to the first pad electrode are formed on a semiconductor substrate. A first protection film is formed, covering the first pad electrode and having an opening on the second pad electrode only. A wiring layer is further formed, being connected to the back surface of the first pad electrode through a via hole penetrating the semiconductor substrate and extending from the via hole onto the back surface of the semiconductor substrate.Type: ApplicationFiled: September 29, 2006Publication date: April 5, 2007Applicant: SANYO ELECTRIC CO., LTD.Inventors: Yuichi Morita, Shinzo Ishibe, Takashi Noma, Hisao Otsuka, Yukihiro Takao, Hiroshi Kanamori
-
Publication number: 20070077055Abstract: The exposure time calculator calculates exposure time of image sensor based on an aperture value corresponding to a diaphragm and brightness of an object. The predetermined time calculator calculates predetermined time based on a focal length of a lens and a predetermined coefficient. The shooting mode determining unit determines execution of multiple-exposure shooting to obtain a composite image of the object by obtaining multiple object images and then combining the multiple object images in a case where the exposure time is equal to or longer than the predetermined time. The motion detector detects motion among the multiple object images in the multiple-exposure shooting. The predetermined coefficient calculator updates a predetermined coefficient based on the detected amount of motion.Type: ApplicationFiled: September 27, 2006Publication date: April 5, 2007Applicant: Sanyo Electric Co., Ltd.Inventors: Ryuichiro Tominaga, Yukio Mori, Seiji Okada, Yasuhachi Hamamoto, Masahiro Yokohata
-
Publication number: 20070076127Abstract: The objective of the present invention is to offer an image processing apparatus, or an image processing program which can generate natural images. In the invention, a chroma saturation correction coefficient is determined according to the chroma saturation distribution properties of an input image, and the chroma saturation correction is executed based on the determined coefficient. Therefore, a suitable chroma saturation correction can be performed to various input images. To achieve above objective, in the image processor 100, the chroma saturation distribution properties calculator 101 calculates chroma saturation distribution properties from an input image signal. The chroma saturation correcting gain calculator 102 calculates the standard chroma saturation correcting gain, which is a coefficient used as a standard for calculating the chroma saturation correction quantity based on the properties of the input image signal.Type: ApplicationFiled: September 28, 2006Publication date: April 5, 2007Applicant: SANYO ELECTRIC CO., LTD.Inventors: Takaaki Abe, Akihiro Maenaka, Norikazu Tsunekawa
-
Publication number: 20070075363Abstract: In a semiconductor device of the present invention, an N type epitaxial layer is formed on a P type single crystal silicon substrate. The substrate and the epitaxial layer are partitioned into a plurality of element formation regions by isolation regions. Each of the isolation regions is formed of a P type buried diffusion layer and a P type diffusion layer coupled thereto. The P type buried diffusion layer is joined to N type buried diffusion layers on both sides thereof to form PN junction regions. On the other hand, the P type diffusion layer is joined to N type diffusion layers on both sides thereof to form PN junction regions. This structure suppresses extension of widthwise diffusion of the P type buried diffusion layer and the P type diffusion layer, thus making it possible to reduce the device size.Type: ApplicationFiled: September 26, 2006Publication date: April 5, 2007Applicant: SANYO ELECTRIC CO., LTD.Inventors: Seiji Otake, Ryo Kanda, Shuichi Kikuchi
-
Publication number: 20070077669Abstract: A method of fabricating a nitride-based semiconductor device capable of reducing contact resistance between a nitrogen face of a nitride-based semiconductor substrate or the like and an electrode is provided. This method of fabricating a nitride-based semiconductor device comprises steps of etching the back surface of a first semiconductor layer consisting of either an n-type nitride-based semiconductor layer or a nitride-based semiconductor substrate having a wurtzite structure and thereafter forming an n-side electrode on the etched back surface of the first semiconductor layer.Type: ApplicationFiled: December 4, 2006Publication date: April 5, 2007Applicant: SANYO ELECTRIC CO., LTD.Inventors: Tadao Toda, Tsutomu Yamaguchi, Masayuki Hata, Yasuhiko Nomura
-
Publication number: 20070076124Abstract: A delay circuit acquiring an output signal delayed from an input signal, comprising: a switched capacitor group that includes a plurality of switched capacitor units, wherein each of the plurality of switched capacitor units has a charging MOS transistor and a discharging MOS transistor, and a capacitive element which is connected to sources of the charging and the discharging MOS transistors and which is charged/discharged by turning on/off gates of the charging and the discharging MOS transistors, and wherein the plurality of switched capacitor units are connected such that the input signal is input in common to each of drains of the charging MOS transistors and such that the capacitive elements are charged as well as such that the capacitive elements are discharged to allow the output signal to be output from each of drains of the discharging MOS transistors; and a switching control unit that performs on/off control of each of gates of the charging and the discharging MOS transistors, to cause each of theType: ApplicationFiled: September 7, 2006Publication date: April 5, 2007Applicant: Sanyo Electric Co., Ltd.Inventors: Shunsuke Serizawa, Tetsuo Sakata, Masato Onaya
-
Publication number: 20070074978Abstract: A compressor packaging apparatus including a lower plate (21) mounted on a base board (20), an intermediate plate and an upper plate (24), plural compressors (1A, 1B) each of which has a cylindrical compressor main body (2A, 2B) having dish-shaped end caps (3A, 3B, 4A, 4B) at both the end portions thereof being placed on the lower plate and fixedly sandwiched between the lower plate and the upper plate while each compressor main body is inserted through the intermediate plate, characterized in that when one kind of compressors are packaged, the lower plate (21) and the intermediate plate are used with being placed face up, and when another kind of compressors are packaged, the lower plate and the intermediate plate are reversed and used with being placed face down.Type: ApplicationFiled: September 28, 2006Publication date: April 5, 2007Applicant: Sanyo Electric Co., Ltd.Inventors: Yoshiaki Koike, Kazuyoshi Sugimoto
-
Publication number: 20070075382Abstract: An integrated circuit is provided, and in the integrated circuit, a microlens array is formed with a silicon nitride film which provides an interlayer insulation film for Al wiring, so that any stress migration in the Al wiring and any deformation of lens shape can be prevented. A silicon nitride film is formed on a semiconductor substrate as an interlayer insulation film between a first-layer wiring and a second-layer wiring. The silicon nitride film includes, in an image pickup section, a lens array having a plurality of convex lenses which are formed with a surface of the silicon nitride film. A silicon dioxide film is grown on the silicon nitride film. Then, a second Al film is formed on the silicon dioxide film. The Al film is etched in an unnecessary portion such as the surfaces of the lens array, to form wiring.Type: ApplicationFiled: September 27, 2006Publication date: April 5, 2007Applicant: SANYO ELECTRIC CO., LTD.Inventors: Keiichi Yamaguchi, Seiji Kai
-
Publication number: 20070076815Abstract: A front-end processing circuit applies predetermined processing to an input signal and outputs a processed signal. A frequency modulation circuit applies frequency modulation to the output signal of the front-end processing circuit and outputs a processed signal. The front-end processing circuit includes a variable amplifier and a level detector. The variable amplifier receives a feedback signal and amplifies a signal by an amplification factor corresponding to the feedback signal. The level detector outputs the feedback signal to the variable amplifier in accordance with a level of a signal obtainable in a circuit succeeding the variable amplifier. The front-end processing circuit maintains the signal supplied to the frequency modulation circuit at a constant level.Type: ApplicationFiled: September 28, 2006Publication date: April 5, 2007Applicant: Sanyo Electric Co., Ltd.Inventors: Masaki Kinoshita, Nobuo Takahashi, Satoshi Terada