Patents Assigned to Semiconductor Ltd.
-
Publication number: 20240125864Abstract: Circuitry for determining an impedance of an electrochemical cell comprising at least one first electrode and a second electrode, the circuitry comprising: drive circuitry configured to apply a stimulus to the electrochemical cell, the stimulus having a stimulation frequency and a stimulation amplitude; and measurement circuitry configured to: sample an output of the electrochemical cell at a sampling frequency to generate an output signal; determine an output amplitude of output signal at one or more alias frequencies, the one or more alias frequency based on the stimulation frequency and the sampling frequency; and determine the impedance of the cell at the stimulation frequency based on the output amplitude at the one or more alias frequencies and the stimulation amplitude; and control circuitry configured to: control the sampling frequency and the stimulation frequency such that a Nyquist rate of the sampling frequency is greater than stimulation frequency.Type: ApplicationFiled: August 22, 2023Publication date: April 18, 2024Applicant: Cirrus Logic International Semiconductor Ltd.Inventors: John P. LESSO, Toru IDO, Yanto SURYONO
-
Publication number: 20240128123Abstract: A method for forming a semiconductor die, includes forming an interlayer dielectric layer on a substrate having a semiconductor die region, a seal-ring region, and a scribe line region, forming a metal pad and a test pad on the interlayer dielectric layer, forming a passivation dielectric layer on the interlayer dielectric layer, the metal pad, and the test pad, first etching the passivation dielectric layer and the interlayer dielectric layer existing between the seal-ring region and the scribe line region to a predetermined depth using a plasma etching process, second etching the passivation dielectric layer to expose the metal pad and the test pad, forming a bump on the metal pad, and dicing the substrate while removing the scribe line region by mechanical sawing.Type: ApplicationFiled: December 18, 2023Publication date: April 18, 2024Applicant: MagnaChip Semiconductor, Ltd.Inventors: Jin Won JEONG, Jang Hee LEE, Young Hun JUN, Jong Woon LEE, Jae Sik CHOI
-
Publication number: 20240125854Abstract: Circuitry for processing a response from an electrochemical cell to a stimulus, the circuitry comprising: sense circuitry configured to measure the response of the electrochemical cell to the stimulus; and processing circuitry configured to: sample the measured response to obtain a plurality of samples; and determine a first average signal based on a first number of samples of the plurality of samples; and output the first average signal, wherein the first number of samples in the first average signal is selected to minimise a first variance in the first number of samples.Type: ApplicationFiled: August 18, 2023Publication date: April 18, 2024Applicant: Cirrus Logic International Semiconductor Ltd.Inventors: John P. LESSO, Scott P. WARRICK, Yanto SURYONO
-
Publication number: 20240128235Abstract: This application describes electronic circuit packages and methods of manufacture. The package (100, 300) includes a primary integrated circuit die (101) with a smaller secondary integrated circuit die (102) attached to a first surface of the primary integrated circuit die in a first location. A first set of electrical connectors (103) extend from the first surface of the primary integrated circuit die outside the first location to a package connection layer (106) to provide electrical connection between the package connection layer and the primary integrated circuit die. An intermediate layer (108) of dielectric or insulating material extends between the primary integrated circuit die and the package connection layer so that the dielectric or insulating material surrounds the first set of electrical connectors and there is at least some dielectric or insulating material between the second integrated circuit die and the package connection layer.Type: ApplicationFiled: April 28, 2023Publication date: April 18, 2024Applicant: Cirrus Logic International Semiconductor Ltd.Inventor: David PATTEN
-
Patent number: 11962919Abstract: For example, analog pixel circuitry may include a first input to input an analog pixel signal of the pixel; Sample and Hold (SH) circuitry to provide an analog sample of the pixel based on the analog pixel signal; one or more second inputs to input analog samples of one or more binning pixels, respectively; a plurality of capacitors having capacitor outputs connected to a common output terminal, wherein a capacitor input of a first capacitor is connected to an input terminal to input the analog sample of the pixel from the SH circuitry, wherein capacitor inputs of one or more second capacitors are connected to the one or more second inputs, respectively; and an amplifier configured to provide an amplified analog signal by amplifying an analog signal from the common output terminal.Type: GrantFiled: July 24, 2022Date of Patent: April 16, 2024Assignee: TOWER SEMICONDUCTOR LTD.Inventors: Alexander Faingersh, Vered Antebi, Raz Reshef
-
Patent number: 11955887Abstract: A switch control circuit and a switch control method are provided. In this circuit, compositions that sense a drain voltage of a switch device are added in a QR Buck Converter switch control circuit. A first resistor, a second switch, a second resistor are electrically connected to a drain terminal of a switch device to sense the 0 A state of an inductor current. On the basis of a detection result, the switch control circuit turns on the switch device when an inductor current is 0 A, and a drain sensing voltage (ZCD) is less than a predetermined reference voltage (REF).Type: GrantFiled: December 9, 2021Date of Patent: April 9, 2024Assignee: MagnaChip Semiconductor, Ltd.Inventors: Jang Hyuck Lee, Joo Han Yoon, Byoung Kwon An
-
Publication number: 20240114288Abstract: A method of controlling a vibrational transducer, the method comprising: tracking a temperature metric of the vibrational transducer; and controlling a drive signal for the vibrational transducer, where the drive signal is limited to a value to protect the vibrational transducer from over excursion, and where said value is a function of the tracked temperature metric.Type: ApplicationFiled: December 2, 2022Publication date: April 4, 2024Applicant: Cirrus Logic International Semiconductor Ltd.Inventors: Ning LI, Hamid SEPEHR, Ben LESLIE, Aleksey KHENKIN, Michael KUREK, Marco A. JANKO, Vadim KONRADI, Peter FOSKEY, Aaron TREPTOW
-
Publication number: 20240106448Abstract: A system may include a sampling capacitor and a switch network. The switch network may include one or more first sampling switches electrically coupled to the sampling capacitor and configured to be activated during a first phase of a sampling cycle of the system and one or more second sampling switches electrically coupled to the sampling capacitor and configured to be activated during a second phase of the sampling cycle, wherein the switch network is configured to reset the sampling capacitor to a data-independent and/or signal-independent charge during a reset phase of the sampling cycle.Type: ApplicationFiled: September 26, 2022Publication date: March 28, 2024Applicant: Cirrus Logic International Semiconductor Ltd.Inventors: Arashk NOROUZPOURSHIRAZI, Ramin ZANBAGHI, Stephen T. HODAPP, Christophe J. AMADI, Ravi K. KUMMARAGUNTLA, Dhrubajyoti DUTTA
-
Publication number: 20240107231Abstract: An apparatus, comprising: an audio input for receiving an input audio signal; an tuning input for receiving a tuning signal; a filter chain comprising a plurality of filters for filtering the audio signal to produce a filtered input audio signal, the filter chain comprising: a first filter module operating at a first sampling rate; and a second filter module operating at a second sampling rate greater than the first sampling rate, wherein a phase response of the first filter module is dependent on the tuning input and wherein a magnitude response of the first filter module is substantially independent of the tuning input.Type: ApplicationFiled: November 30, 2023Publication date: March 28, 2024Applicant: Cirrus Logic International Semiconductor Ltd.Inventor: John P. LESSO
-
Publication number: 20240097683Abstract: A system may include a first power domain defined by a first supply rail and a first ground rail, a second power domain defined by a second supply rail and a second ground rail, and a configurable switch coupled between the first ground rail and the second ground rail such that when the configurable switch is enabled, the first ground rail and the second ground rail are electrically shorted to one another and when the configurable switch is disabled, the first ground rail and the second ground rail are electrically isolated from one another.Type: ApplicationFiled: September 20, 2022Publication date: March 21, 2024Applicant: Cirrus Logic International Semiconductor Ltd.Inventors: Donelson A. SHANNON, Jianping WEN
-
Publication number: 20240097633Abstract: The present disclosure relates to circuitry comprising audio amplifier circuitry for receiving an audio signal to be amplified; and first and second output nodes for outputting first and second differential output signals. The circuitry further comprises common mode buffer circuitry configured to receive a common mode voltage and to selectively output the common mode voltage to the first and second output nodes.Type: ApplicationFiled: November 28, 2023Publication date: March 21, 2024Applicant: Cirrus Logic International Semiconductor Ltd.Inventors: David P. SINGLETON, Andrew J. HOWLETT, John B. BOWLERWELL
-
Patent number: 11936372Abstract: A slew rate adjusting circuit includes an adjustment transistor configured to provide an adjustment current into an output port of an arithmetic amplifier, a first transistor connected between a power line of the arithmetic amplifier and the adjustment transistor, and a second transistor connected between the first transistor and an output node of the output port, wherein the adjustment transistor is turned on by the second transistor in response to a difference between an input voltage and an output voltage being equal to or greater than a reference voltage, and the adjustment current is provided to the output port in response to the adjustment transistor being turned on.Type: GrantFiled: March 22, 2023Date of Patent: March 19, 2024Assignee: MagnaChip Semiconductor, Ltd.Inventors: Jung Hoon Sul, Dong Il Seo
-
Publication number: 20240085370Abstract: Circuitry for measuring a characteristic of an electrochemical cell, the electrochemical cell comprising at least one working electrode and a counter electrode, the circuitry comprising: driver circuitry configured to apply a working bias voltage to the at least one working electrode and a counter bias voltage at the counter electrode to produce a first voltage bias between the at least one working electrode and the counter electrode; control circuitry configured to adjust the first voltage bias over a first bias range by varying the working bias voltage and the counter bias voltage.Type: ApplicationFiled: September 8, 2022Publication date: March 14, 2024Applicant: Cirrus Logic International Semiconductor Ltd.Inventor: John P. LESSO
-
Publication number: 20240080034Abstract: A method may include, for a signal path comprising a passive antialiasing filter sampled by a switched-capacitor front-end, monitoring a change of a first impedance of a resistor of the passive antialiasing filter responsive to an environmental condition relative to a second impedance of a switched capacitor of the switched-capacitor front end and compensating the signal path for a change in gain of the signal path resulting from the change of the first impedance.Type: ApplicationFiled: September 7, 2022Publication date: March 7, 2024Applicant: Cirrus Logic International Semiconductor Ltd.Inventors: Arashk NOROUZPOURSHIRAZI, John L. MELANSON, Axel THOMSEN
-
Publication number: 20240079956Abstract: A power converter for converting an input voltage at an input of the power converter into an output voltage at an output of the power converter may include a switching node, a power inductor coupled between the switching node and the output, a flying capacitor having a first flying capacitor terminal and a second flying capacitor terminal, a pump capacitor having a first pump capacitor terminal and a second pump capacitor terminal, the second pump capacitor terminal coupled to ground, a first switch coupled between the input and the first flying capacitor terminal, a second switch coupled between the first flying capacitor terminal and the switching node, a third switch coupled between the second flying capacitor terminal and the switching node, a fourth switch coupled between the second flying capacitor terminal and a ground voltage, a fifth switch coupled between the second flying capacitor terminal and the first pump capacitor terminal, and a sixth switch coupled between the output and the first pump capacType: ApplicationFiled: November 9, 2023Publication date: March 7, 2024Applicant: Cirrus Logic International Semiconductor Ltd.Inventor: Changjong LIM
-
Publication number: 20240079262Abstract: A support stage includes a base portion, a support portion that is erected at a peripheral edge portion of the base portion and with which one surface of a wafer is to be come into contact, a suction groove that is provided at the support portion and to which a suction force with respect to the one surface is to be given, an ejecting hole that is provided in an inward portion of the base portion and by which a gas is to be ejected toward the one surface, and an exhaust hole that is provided in at least either one of the base portion and the support portion and by which a gas is to be discharged from a space between the base portion, the support portion, and the one surface.Type: ApplicationFiled: November 13, 2023Publication date: March 7, 2024Applicants: ROHM CO., LTD., LAPIS Semiconductor Co., Ltd.Inventors: Hajime USHIO, Yuta MAKINO, Hirofumi SHIRAGASAWA
-
Publication number: 20240068980Abstract: Circuitry for measuring a characteristic of an electrochemical cell, the circuitry comprising: a comparator having a first comparator input, a second comparator input and a comparator output; a feedback path between the comparator output and the second comparator input configured to provide a feedback signal to the second comparator input; and a loop filter configured to apply filtering to the feedback path to generate the feedback signal, wherein the loop filter comprises the electrochemical cell.Type: ApplicationFiled: October 31, 2023Publication date: February 29, 2024Applicant: Cirrus Logic International Semiconductor Ltd.Inventors: John P. LESSO, Toru IDO
-
Publication number: 20240074319Abstract: The present disclosure relates to circuitry for driving a piezoelectric transducer. The circuitry may be implemented as an integrated circuit and comprises driver circuitry configured to supply a drive signal to cause the transducer to generate an output signal and active inductor circuitry configured to be coupled with the piezoelectric transducer. The active inductor circuitry may be tuneable to adjust a frequency characteristic of the output signal.Type: ApplicationFiled: October 13, 2023Publication date: February 29, 2024Applicant: Cirrus Logic International Semiconductor Ltd.Inventor: John P. LESSO
-
Publication number: 20240072559Abstract: A power management system for use in a device comprising a battery and one or more components configured to draw electrical energy from the battery may include a first power converter configured to electrically couple between charging circuitry configured to provide electrical energy for charging the battery and the one or more downstream components and a bidirectional power converter configured to electrically couple between the charging circuitry and the battery, wherein the bidirectional power converter is configured to transfer charge from the battery or transfer charge from the battery based on a power requirement of the one or more components and a power available from the first power converter.Type: ApplicationFiled: November 7, 2023Publication date: February 29, 2024Applicant: Cirrus Logic International Semiconductor Ltd.Inventors: Ivan PERRY, Hasnain AKRAM, Eric J. KING
-
Publication number: 20240072823Abstract: In accordance with embodiments of the present disclosure, a method may include, in a system comprising a differential filter comprising a plurality of impedance elements, applying a common-mode signal to the differential filter, measuring an output signal of the differential filter in response to the common-mode signal to determine an error due to impedance mismatch of the impedance elements, and tuning one or more of the plurality of impedance elements to minimize the error.Type: ApplicationFiled: August 25, 2022Publication date: February 29, 2024Applicant: Cirrus Logic International Semiconductor Ltd.Inventors: Arashk NOROUZPOURSHIRAZI, John L. MELANSON, Axel THOMSEN