Patents Assigned to SGS-Microelectronics S.A.
-
Patent number: 6175885Abstract: Disclosed is a device for the conversion of a series signal received in the form of a low-amplitude, high-frequency differential signal into n parallel signals. The device uses a scheme derived from that of a static memory cell as a sample-and-hold unit and amplifier. The device continues to perform well when the differential signal comprises noise in common mode.Type: GrantFiled: November 17, 1997Date of Patent: January 16, 2001Assignee: SGS-Microelectronics S.A.Inventors: Roland Marbot, Pascal Couteaux, Michel D'Hoe, Jean-Claude Le Bihan, Francis Mottini, R{acute over (e)}za Nezamzadeh, Anne Pierre-Duplessix
-
Patent number: 5943264Abstract: A memory cell in an integrated circuit using CMOS technology includes the following in series: an N type selection MOS transistor and a PN semiconductor junction. The source of the transistor is connected to the N type zone of the junction by a metal contact made on at least a part of the N type zone. The method of control includes, in the programming mode, the application to the integrated circuit of a level of supply voltage greater than a nominal value, within an upper limit that is permissible for the integrated circuit, and the application of this level to the drain and the gate of the selection transistor. The selection transistor is made with a channel having a length smaller than or equal to the minimum length in the technology considered. Accordingly, the selection transistor is biased in the snap-back mode. The memory cell may be used in a memory circuit in matrix form.Type: GrantFiled: April 27, 1998Date of Patent: August 24, 1999Assignee: SGS Microelectronics S.A.Inventors: Richard Fournel, Fabrice Marinet
-
Patent number: 5617016Abstract: A DC-to-DC (buck) converter comprises a PWM regulation loop and a hysteretic control loop, which are alternatively enabled by a mode selection circuit of the converter in function of the load level. When the level of load drops below a preset limit related to a design load level, the converter passes from a PWM control mode to a hysteretic control mode, thus eliminating switching losses during periods of operation at relatively low load level.Type: GrantFiled: October 20, 1994Date of Patent: April 1, 1997Assignee: SGS Microelectronics, S.r.l.Inventors: Maria R. Borghi, Paolo Sandri
-
Patent number: 5606531Abstract: An electronic device including a microprocessor, a circuit generating a clock signal, and memories of both the volatile type and the non-volatile type, incorporates a circuit for generation of a reset signal capable of detecting a stop in the oscillation of said clock signal and generating a logic signal coupled with the reset input of the microprocessor. The circuit monitors the clock signal applied to the device and, if an irregularity is detected, generate a reset signal holding the microprocessor in a safe state. The reset signal is held until the circuit generating the clock signal resumes normal operation.Type: GrantFiled: March 31, 1995Date of Patent: February 25, 1997Assignee: SGS-Microelectronics, S.R.L.Inventors: Angelo Moroni, Flavio Scarra', Alberto Taddeo
-
Patent number: 5552731Abstract: A circuit for controlling a power transistor connected in series with a load. The circuit comprises a control logic circuit which produces a signal at two levels with respect to a reference terminal, a level shifter connected between the control circuit and the power transistor, and which produces a signal at two levels referred to the node between the power transistor and the load. The level shifter includes a flip-flop the output of which controls the power transistor as well as two transistors driven by the control logic circuit to switch alternately and provide switching signals on the "set" and "reset" inputs of the flip-flop via two resistors. Two parasitic current generators inject current into the two resistors during the phase in which the power transistor is cut off. To prevent this current from causing unwanted switching of the flip-flop, a resistor connected to the "set" terminal of the flip-flop has a lower resistance than that of the other resistor.Type: GrantFiled: September 18, 1995Date of Patent: September 3, 1996Assignee: SGS-Microelectronics S.r.l.Inventors: Claudio Diazzi, Fabrizio Martignoni, Mario Tarantola
-
Patent number: 5521439Abstract: A combination of an electronic semiconductor device comprising a metal plate and a plastics body which encapsulates the metal plate leaving at least a major surface thereof exposed, a heat sink, and means of fastening the heat sink to the device. To enable securement of the heat sink on the device without any external fastening arrangement having to be used, and without unduly straining the solder spot of the device pins to a printed circuit, the device is provided with undercut regions on opposite sides adjacent to the exposed surface of the plate for releasable engagement by the fastening means.Type: GrantFiled: April 5, 1994Date of Patent: May 28, 1996Assignee: SGS-Microelectronics S.r.l.Inventors: Paolo Casati, Giuseppe Marchisi
-
Patent number: 5159207Abstract: A dynamic isolation circuit belonging to a monolithic integrated circuit comprising lateral transistors and vertical transistors. The lateral transistors are isolated by an isolating region connected to an isolating potential (V.sub.iso), these lateral transistors being connected up to voltages of a first polarity relative to a reference voltage (GND), the power terminal connected up to the rear face normally being at a potential (V.sub.out) of the first polarity relative to the reference voltage.Type: GrantFiled: November 28, 1990Date of Patent: October 27, 1992Assignee: SGS-Microelectronics S.A.Inventors: Antoine Pavlin, Thierry Sicard, Marc Simon
-
Patent number: 5134322Abstract: A control and monitoring circuit for a power switch comprises a first portion (20) connected to this switch and fed with reference to a floating voltage (V.sub.F) of an electrode of this switch, a second portion (10) connected to circuits external to the switch and fed with reference to a fixed voltage, a coder (40) arranged on the side of the second portion and a suitable decoder (50) arranged on the side of the first portion.Type: GrantFiled: January 7, 1991Date of Patent: July 28, 1992Assignee: SGS-Microelectronics S.A.Inventors: Jean-Marie Bourgeois, Marco Bildgen
-
Patent number: 4971930Abstract: An EPROM device erasable with ultraviolet rays is made with a container of plastic material opaque to ultraviolet rays having a window overlying the semiconductor chip. Plastic material transparent to ultraviolet rays fills the interior space of the container over said chip. The container is formed by moulding of the mass of transparent plastic material previously formed on the semiconductor chip, or a container formed preliminarily is filled with a semiconductor chip and then with a mass of transparent plastic material and finally closed with a transparent lens which fixes the thickness of the transparent mass, distributing it uniformly in the interior space of the container.Type: GrantFiled: July 21, 1988Date of Patent: November 20, 1990Assignee: SGS Microelectronics S.p.A.Inventors: Marzio Fusaroli, Laura Ceriati
-
Patent number: RE35254Abstract: A device for doubling or dividing by 2 the flow rate of series bits comprising a succession of first one-bit registers (R4-R0) actuated at a frequency F; a second register (R) actuated at a frequency 2F; an input terminal (IN) connected to the input of the first (R4) of the first registers and, through a first gate (T5), to an internal line (L) connected to the input of the second register; first multiplexers (M4-M1) connected to the input of each second (R3) to last (R0) of the first registers for selecting either the output of the preceding register, or the internal line, or still the output of the second register; a second multiplexer (M), which selects either the output of the last (R0) of the first registers, or the output of the second register, or filling bits; second transfer gates (T4-T0) between the output of each first register and the internal line; and means for controlling the various gates and multiplexers.Type: GrantFiled: May 5, 1994Date of Patent: May 28, 1996Assignee: SGS-Microelectronics, S.A.Inventors: Philippe Chaisemartin, Sylvain Kritter