Patents Assigned to Shenzhen Sanrise-Tech Co., LTD
  • Publication number: 20230006037
    Abstract: The present application discloses a super junction device, which includes: an N-type redundant epitaxial layer and an N-type buffer layer sequentially formed on an N-type semiconductor substrate; a trench filled super junction structure is formed on the N-type buffer layer; a back structure includes a drain region and a patterned back P-type impurity region; the N-type semiconductor substrate is removed in a back thinning process, and the N-type redundant epitaxial layer is completely or partially removed in the back thinning process; the resistivity of the N-type semiconductor substrate is 0.1-10 times the resistivity of a top epitaxial layer, the resistivity of the N-type redundant epitaxial layer is 0.1-10 times the resistivity of the N-type semiconductor substrate, and the resistivity of the N-type redundant epitaxial layer is lower than the resistivity of the N-type buffer layer. The present application further discloses a method for manufacturing a super junction device.
    Type: Application
    Filed: January 20, 2022
    Publication date: January 5, 2023
    Applicant: Shenzhen Sanrise-Tech Co., LTD
    Inventors: Shengan Xiao, Dajie Zeng
  • Publication number: 20230006036
    Abstract: The present application discloses a super junction device, comprising: an N-type redundant epitaxial layer and an N-type buffer layer sequentially formed on an N-type semiconductor substrate; wherein a trench-filling super junction structure is formed on the N-type buffer layer; a backside structure of the super junction device comprises a drain region; the N-type semiconductor substrate is removed in a backside thinning process, and the N-type redundant epitaxial layer is completely or partially removed in the backside thinning process; the resistivity of the N-type semiconductor substrate is 0.1-10 times the resistivity of a top epitaxial layer; the resistivity of the N-type redundant epitaxial layer is 0.1-10 times the resistivity of the N-type semiconductor substrate, and the resistivity of the N-type redundant epitaxial layer is lower than the resistivity of the N-type buffer layer. The present application further discloses a method for manufacturing a super junction device.
    Type: Application
    Filed: January 14, 2022
    Publication date: January 5, 2023
    Applicant: Shenzhen Sanrise-Tech Co., LTD
    Inventors: Shengan Xiao, Dajie Zeng
  • Publication number: 20220209004
    Abstract: The present application discloses a semi-SGT MOSFET device, comprising: doped first and second epitaxial layers of a first conductivity type formed on a semiconductor substrate. The semi-SGT MOSFET device is divided into an active region and a terminal region. The first epitaxial layer is divided into a first region located in the active region and a second region located in the terminal region, and doping concentrations of the first region and the second region are configured individually. The doping concentration of the second epitaxial layer is higher than the doping concentration of the first region, and the doping concentration of the second region is lower than the doping concentration of the first region, so that the second region can be fully depleted when the device is reversely biased, thereby increasing the withstand voltage of the terminal region. The present application further discloses a method for manufacturing the semi-SGT MOSFET device.
    Type: Application
    Filed: November 8, 2021
    Publication date: June 30, 2022
    Applicant: Shenzhen Sanrise-Tech Co., LTD
    Inventor: Dajie Zeng
  • Publication number: 20220190104
    Abstract: The present application discloses an SiC MOSFET device, including an SiC epitaxial layer in which a trench gate is formed, wherein a first bottom doped region is formed below a bottom surface of a gate trench, a second deep doped region with spacing from the gate trench is formed in the SiC epitaxial layer, the first bottom doped region is connected to a source so that voltage borne by a gate dielectric layer on the bottom surface of the gate trench is determined by gate-source voltage; the second deep doped region extends downward from a top surface of the SiC epitaxial layer, and a bottom surface of the second deep doped region is located below a bottom surface of the first bottom doped region; a top of the second deep doped region is connected to the source. The present application further discloses a method for manufacturing an SiC MOSFET device.
    Type: Application
    Filed: November 30, 2021
    Publication date: June 16, 2022
    Applicant: Shenzhen Sanrise-Tech Co., LTD
    Inventors: Dajie Zeng, Rong Jiang