Patents Assigned to Sidense Corp.
  • Patent number: 9870810
    Abstract: A method and system for suppressing power signature in a memory device during read operations. A memory array stores data in an even number of cells per bit, such as 2 cells per bit, where complementary data states are stored in each pair of cells. Differential read out of the memory array via the bitlines suppresses power signature because the same power consumption occurs regardless of the data being accessed from the memory array. Data output buffers that provide complementary data to a downstream circuit system are reset to the same logic state prior to every read operation such that only one output buffer (in the complementary output buffer pair) is ever driven to the opposite logic state in each read cycle. Hence the power consumption remains the same regardless of the data states being read out from the memory array and provided by the output buffers.
    Type: Grant
    Filed: August 25, 2016
    Date of Patent: January 16, 2018
    Assignee: Sidense Corp.
    Inventors: Wlodek Kurjanowicz, Betina Hold
  • Patent number: 9437322
    Abstract: An active precharge circuit for a non-volatile memory array which minimizes write disturb to non-selected memory cells during programming is disclosed. In a programming cycle, all bitlines are pre-charged to a program inhibit voltage level and held at the program inhibit voltage level with current or voltage sources coupled to each of the bitlines in a precharge operation and a following programming operation. In the programming operation, a bitline connected to a memory cell to be programmed is driven to a programming level, such as VSS, while the active precharge circuit is enabled to enable programming thereof. Because the other non-selected bitlines are held at the program inhibit voltage level, they will not be inadvertently programmed when the programming voltage is supplied by the word line.
    Type: Grant
    Filed: February 29, 2016
    Date of Patent: September 6, 2016
    Assignee: SIDENSE CORP.
    Inventor: Steven Smith
  • Patent number: 9275753
    Abstract: An active precharge circuit for a non-volatile memory array which minimizes write disturb to non-selected memory cells during programming is disclosed. In a programming cycle, all bitlines are pre-charged to a program inhibit voltage level and held at the program inhibit voltage level with current or voltage sources coupled to each of the bitlines in a precharge operation and a following programming operation. In the programming operation, a bitline connected to a memory cell to be programmed is driven to a programming level, such as VSS, while the active precharge circuit is enabled to enable programming thereof. Because the other non-selected bitlines are held at the program inhibit voltage level, they will not be inadvertently programmed when the programming voltage is supplied by the word line.
    Type: Grant
    Filed: May 17, 2013
    Date of Patent: March 1, 2016
    Assignee: SIDENSE CORP.
    Inventor: Steven Smith
  • Patent number: 9129687
    Abstract: A one time programmable memory cell having twin wells to improve dielectric breakdown while minimizing current leakage. The memory cell is manufactured using a standard CMOS process used for core and I/O (input/output) circuitry. A two transistor memory cell having an access transistor and an anti-fuse device, or a single transistor memory cell 100 having a dual thickness gate oxide 114 & 116, are formed in twin wells 102 & 104. The twin wells are opposite in type to each other, where one can be an N-type well 102 while the other can be a P-type well 104. The anti-fuse device is formed with a thin gate oxide and in a well similar to that used for the core circuitry. The access transistor is formed with a thick gate oxide and in a well similar to that used for I/O circuitry.
    Type: Grant
    Filed: October 29, 2010
    Date of Patent: September 8, 2015
    Assignee: Sidense Corp.
    Inventor: Wlodek Kurjanowicz
  • Patent number: 9123429
    Abstract: A redundancy scheme for Non-Volatile Memories (NVM) is described. This redundancy scheme provides means for using defective cells in non-volatile memories to increase yield. The algorithm is based on inverting the program data for data being programmed to a cell grouping when a defective cell is detected in the cell grouping. Defective cells are biased to either “1” or “0” logic states, which are effectively preset to store its biased logic state. A data bit to be stored in a defective cell having a logic state that is complementary to the biased logic state of the cell results in the program data being inverted and programmed. An inversion status bit is programmed to indicate the inverted status of the programmed data. During read out, the inversion status bit causes the stored data to be re-inverted into its original program data states.
    Type: Grant
    Filed: January 23, 2014
    Date of Patent: September 1, 2015
    Assignee: Sidense Corp.
    Inventors: Wlodek Kurjanowicz, Mourad Abdat
  • Patent number: 9030860
    Abstract: A power up detection method for a memory device and a memory device are disclosed. In a first phase, a test word is read from a read-only memory (ROM) row of a memory array of the memory device, and the test word is compared to predetermined ROM row data. If the test word matches the predetermined ROM row data, a second phase may be performed. In the second phase, first user data is read from a user-programmed row of the memory array at a first time. Second user data is read from the user-programmed row of the memory array at a second time different from the first time. The first user data is compared to the second user data. Successful power up of the memory device is determined when the first user data matches the second user data.
    Type: Grant
    Filed: May 15, 2013
    Date of Patent: May 12, 2015
    Assignee: Sidense Corp.
    Inventor: Steven Smith
  • Patent number: 8933492
    Abstract: A one time programmable memory cell having an anti-fuse device with a low threshold voltage independent of core circuit process manufacturing technology is presented. A two transistor memory cell having a pass transistor and an anti-fuse device, or a single transistor memory cell having a dual thickness gate oxide, are formed in a high voltage well that is formed for high voltage transistors. The threshold voltage of the anti-fuse device differs from the threshold voltages of any transistor in the core circuits of the memory device, but has a gate oxide thickness that is the same as a transistor in the core circuits. The pass transistor has a threshold voltage that differs from the threshold voltages of any transistor in the core circuits, and has a gate oxide thickness that differs from any transistor in the core circuits.
    Type: Grant
    Filed: November 7, 2008
    Date of Patent: January 13, 2015
    Assignee: Sidense Corp.
    Inventor: Wlodek Kurjanowicz
  • Patent number: 8767433
    Abstract: Methods for testing unprogrammed single transistor and two transistor anti-fuse memory cells include testing for connections of the cells to a bitline by comparing a voltage characteristic of a bitline connected to the cell under test to a reference bitline having a predetermined voltage characteristic. Some methods can use test cells having an access transistor identically configured to the access transistor of a normal memory cell, but omitting the anti-fuse device found in the normal memory cell, for testing the presence of a connection of the normal memory cell to the bitline. Such a test cell can be used in a further test for determining the level of capacitive coupling of the wordline voltage to the bitlines relative to that of a normal memory cell under test.
    Type: Grant
    Filed: March 5, 2012
    Date of Patent: July 1, 2014
    Assignee: Sidense Corp.
    Inventors: Wlodek Kurjanowicz, Steven Smith
  • Publication number: 20140146625
    Abstract: A redundancy scheme for Non-Volatile Memories (NVM) is described. This redundancy scheme provides means for using defective cells in non-volatile memories to increase yield. The algorithm is based on inverting the program data for data being programmed to a cell grouping when a defective cell is detected in the cell grouping. Defective cells are biased to either “1” or “0” logic states, which are effectively preset to store its biased logic state. A data bit to be stored in a defective cell having a logic state that is complementary to the biased logic state of the cell results in the program data being inverted and programmed. An inversion status bit is programmed to indicate the inverted status of the programmed data. During read out, the inversion status bit causes the stored data to be re-inverted into its original program data states.
    Type: Application
    Filed: January 23, 2014
    Publication date: May 29, 2014
    Applicant: SIDENSE CORP.
    Inventors: Wlodek KURJANOWICZ, Mourad ABDAT
  • Patent number: 8654598
    Abstract: A redundancy scheme for Non-Volatile Memories (NVM) is described. This redundancy scheme provides means for using defective cells in non-volatile memories to increase yield. The algorithm is based on inverting the program data for data being programmed to a cell grouping when a defective cell is detected in the cell grouping. Defective cells are biased to either “1” or “0” logic states, which are effectively preset to store its biased logic state. A data bit to be stored in a defective cell having a logic state that is complementary to the biased logic state of the cell results in the program data being inverted and programmed. An inversion status bit is programmed to indicate the inverted status of the programmed data. During read out, the inversion status bit causes the stored data to be re-inverted into its original program data states.
    Type: Grant
    Filed: January 14, 2013
    Date of Patent: February 18, 2014
    Assignee: Sidense Corp.
    Inventors: Wlodek Kurjanowicz, Mourad Abdat
  • Publication number: 20130308365
    Abstract: An active precharge circuit for a non-volatile memory array which minimizes write disturb to non-selected memory cells during programming is disclosed. In a programming cycle, all bitlines are pre-charged to a program inhibit voltage level and held at the program inhibit voltage level with current or voltage sources coupled to each of the bitlines in a precharge operation and a following programming operation. In the programming operation, a bitline connected to a memory cell to be programmed is driven to a programming level, such as VSS, while the active precharge circuit is enabled to enable programming thereof. Because the other non-selected bitlines are held at the program inhibit voltage level, they will not be inadvertently programmed when the programming voltage is supplied by the word line.
    Type: Application
    Filed: May 17, 2013
    Publication date: November 21, 2013
    Applicant: SIDENSE CORP.
    Inventor: Steven SMITH
  • Publication number: 20130308364
    Abstract: A power up detection method for a memory device and a memory device are disclosed. In a first phase, a test word is read from a read-only memory (ROM) row of a memory array of the memory device, and the test word is compared to predetermined ROM row data. If the test word matches the predetermined ROM row data, a second phase may be performed. In the second phase, first user data is read from a user-programmed row of the memory array at a first time. Second user data is read from the user-programmed row of the memory array at a second time different from the first time. The first user data is compared to the second user data. Successful power up of the memory device is determined when the first user data matches the second user data.
    Type: Application
    Filed: May 15, 2013
    Publication date: November 21, 2013
    Applicant: SIDENSE CORP.
    Inventor: Steven SMITH
  • Patent number: 8526254
    Abstract: Test cells are included in a one-time programmable (OTP) memory array for detecting semiconductor fabrication misalignment, which can result in a potentially defective memory array. The test cells are fabricated at the same time as the normal OTP cells, except they are smaller in size along one dimension in order to detect mask misalignment along that dimension. Any fabricated test cell which cannot be programmed indicates a level of fabrication mask misalignment has occurred and the OTP memory array should not be used.
    Type: Grant
    Filed: November 8, 2011
    Date of Patent: September 3, 2013
    Assignee: Sidense Corp.
    Inventor: Wlodek Kurjanowicz
  • Patent number: 8471355
    Abstract: An AND-type anti-fuse memory cell, and a memory array consisting of AND-type anti-fuse memory cells. Chains of AND type anti-fuse cells are connected in series with each other, and with a bitline contact, in order to minimize the area occupied by the memory array. Each AND type anti-fuse cell includes an access transistor serially connectable to the bitline or the access transistors of other AND type anti-fuse cells, and an anti-fuse device. The channel region of the access transistor is connected to the channel region of the anti-fuse device, and both channel regions are covered by the same wordline. The wordline is driven to a programming voltage level for programming the anti-fuse device, or to a read voltage level for reading the anti-fuse device.
    Type: Grant
    Filed: October 30, 2009
    Date of Patent: June 25, 2013
    Assignee: Sidense Corp.
    Inventor: Wlodek Kurjanowicz
  • Publication number: 20130128679
    Abstract: A redundancy scheme for Non-Volatile Memories (NVM) is described. This redundancy scheme provides means for using defective cells in non-volatile memories to increase yield. The algorithm is based on inverting the program data for data being programmed to a cell grouping when a defective cell is detected in the cell grouping. Defective cells are biased to either “1” or “0” logic states, which are effectively preset to store its biased logic state. A data bit to be stored in a defective cell having a logic state that is complementary to the biased logic state of the cell results in the program data being inverted and programmed. An inversion status bit is programmed to indicate the inverted status of the programmed data. During read out, the inversion status bit causes the stored data to be re-inverted into its original program data states.
    Type: Application
    Filed: January 14, 2013
    Publication date: May 23, 2013
    Applicant: SIDENSE CORP.
    Inventor: Sidense Corp.
  • Patent number: 8369166
    Abstract: A redundancy scheme for Non-Volatile Memories (NVM) is described. This redundancy scheme provides means for using defective cells in non-volatile memories to increase yield. The algorithm is based on inverting the program data for data being programmed to a cell grouping when a defective cell is detected in the cell grouping. Defective cells are biased to either “1” or “0” logic states, which are effectively preset to store its biased logic state. A data bit to be stored in a defective cell having a logic state that is complementary to the biased logic state of the cell results in the program data being inverted and programmed. An inversion status bit is programmed to indicate the inverted status of the programmed data. During read out, the inversion status bit causes the stored data to be re-inverted into its original program data states.
    Type: Grant
    Filed: July 26, 2010
    Date of Patent: February 5, 2013
    Assignee: Sidense Corp.
    Inventors: Wlodek Kurjanowicz, Mourad Abdat
  • Patent number: 8313987
    Abstract: An anti-fuse memory cell having a variable thickness gate dielectric. The variable thickness dielectric has a thick portion and a thin portion, where the thin portion has at least one dimension less than a minimum feature size of a process technology. The thin portion can be rectangular in shape or triangular in shape. The anti-fuse transistor can be used in a two-transistor memory cell having an access transistor with a gate dielectric substantially identical in thickness to the thick portion of the variable thickness gate dielectric of the anti-fuse transistor.
    Type: Grant
    Filed: August 26, 2011
    Date of Patent: November 20, 2012
    Assignee: Sidense Corp.
    Inventors: Wlodek Kurjanowicz, Steven Smith
  • Patent number: 8283751
    Abstract: Generally, the present invention provides a variable thickness gate oxide anti-fuse transistor device that can be employed in a non-volatile, one-time-programmable (OTP) memory array application. The anti-fuse transistor can be fabricated with standard CMOS technology, and is configured as a standard transistor element having a source diffusion, gate oxide, polysilicon gate and optional drain diffusion. The variable gate oxide underneath the polysilicon gate consists of a thick gate oxide region and a thin gate oxide region, where the thin gate oxide region acts as a localized breakdown voltage zone. A conductive channel between the polysilicon gate and the channel region can be formed in the localized breakdown voltage zone during a programming operation. In a memory array application, a wordline read current applied to the polysilicon gate can be sensed through a bitline connected to the source diffusion, via the channel of the anti-fuse transistor.
    Type: Grant
    Filed: June 16, 2008
    Date of Patent: October 9, 2012
    Assignee: Sidense Corp.
    Inventor: Wlodek Kurjanowicz
  • Patent number: 8266483
    Abstract: A method for operating a register stage of a dual function data register. A data register having master and slave latching circuits is used for concurrently storing two different words of data. Data is shifted into the master latching circuit in response to a first clock signal, and data stored in the master latching circuit is shifted into the slave latching circuit in response to a second clock signal. The first and second clocks are generated from a source clock in response to a control signal, which can be asserted at different times to initiate shifting operations from either the master latching circuit or the slave latching circuit. In otherwords, shifting operations can be initiated either on a rising edge of the source clock, or on a falling edge of the source clock.
    Type: Grant
    Filed: September 9, 2011
    Date of Patent: September 11, 2012
    Assignee: Sidense Corp.
    Inventor: Wlodek Kurjanowicz
  • Publication number: 20120211841
    Abstract: A one time programmable memory cell having twin wells to improve dielectric breakdown while minimizing current leakage. The memory cell is manufactured using a standard CMOS process used for core and I/O (input/output) circuitry. A two transistor memory cell having an access transistor and an anti-fuse device, or a single transistor memory cell 100 having a dual thickness gate oxide 114 & 116, are formed in twin wells 102 & 104. The twin wells are opposite in type to each other, where one can be an N-type well 102 while the other can be a P-type well 104. The anti-fuse device is formed with a thin gate oxide and in a well similar to that used for the core circuitry. The access transistor is formed with a thick gate oxide and in a well similar to that used for I/O circuitry.
    Type: Application
    Filed: October 29, 2010
    Publication date: August 23, 2012
    Applicant: SIDENSE CORP.
    Inventor: Wlodek Kurjanowicz