Patents Assigned to Signal, Inc.
-
Patent number: 11977172Abstract: A traffic radar system comprises a first radar transceiver, a second radar transceiver, a speed determining element, and a processing element. The first radar transceiver transmits and receives radar beams and generates a first electronic signal corresponding to the received radar beam. The second radar transceiver transmits and receives radar beams and generates a second electronic signal corresponding to the received radar beam. The speed determining element determines and outputs a speed of the patrol vehicle. The processing element is configured to receive a plurality of digital data samples derived from the first or second electronic signals, receive the speed of the patrol vehicle, process the digital data samples to determine a relative speed of at least one target vehicle in the front zone or the rear zone, and convert the relative speed of the target vehicle to an absolute speed using the speed of the patrol vehicle.Type: GrantFiled: September 27, 2023Date of Patent: May 7, 2024Assignee: Kustom Signals, Inc.Inventors: Maurice Shelton, Roger Adwell
-
Patent number: 11972445Abstract: Systems and methods are provided for electronic stimulus evaluation through one or more signals. The one or more signals protect underlying raw data relating to behavior, including purchase behavior and location-based behavior. A server platform in network communication with at least one signal buyer computer and at least one signal provider computer facilitates creation of the one or more signals. Anonymized identifiers are used to identify objects or consumers associated with behavior data and exposure to the electronic stimulus. The server platform provides optimization analytics for the stimulus based on the one or more signals, which include measurement signals, behavior signals, and lift signals.Type: GrantFiled: January 7, 2022Date of Patent: April 30, 2024Assignee: COMMERCE SIGNALS, INC.Inventors: Thomas Noyes, Rodney C. Cook, Neil Bushong
-
Publication number: 20230413084Abstract: A method of determining wireless service quality in a shared environment includes receiving a wireless transmission from a client device in the shared environment and processing the received wireless transmission to determine a client modulation-and-coding scheme and a client device attribute associated with the client device. A rank of the client device is calculated using the client sample wherein the rank is based on a universal index that is related to the client modulation-and-coding scheme and related to the client device attribute. A wireless service quality of the shared environment is then inferred based on the calculated rank of the client device.Type: ApplicationFiled: June 12, 2023Publication date: December 21, 2023Applicant: 7SIGNAL, INC.Inventors: Joseph Tennant, Theodor Schneider, James Vajda, Simon Renouf
-
Publication number: 20230300648Abstract: A distributed network performance management system and method that distributes a large portion of the network performance management to wireless client devices connected to the network. Rather than rely on a central server to perform the bulk of network performance management, a distributed network performance management system offloads much of the work of service quality testing, reporting, and troubleshooting to wireless client devices that are connected to the network. It utilizes spare computing power and storage space on the wireless client devices to reduce the cloud operation costs of the system including such things as bandwidth requirements, data storage requirements, and data processing requirements.Type: ApplicationFiled: May 22, 2023Publication date: September 21, 2023Applicant: 7SIGNAL, INC.Inventors: Russell S. Wangler, Joseph Tennant, Nathan Cain, Veli-Pekka Ketonen
-
Patent number: 11703602Abstract: A traffic radar system comprises a first radar transceiver, a second radar transceiver, a speed determining element, and a processing element. The first radar transceiver transmits and receives radar beams and generates a first electronic signal corresponding to the received radar beam. The second radar transceiver transmits and receives radar beams and generates a second electronic signal corresponding to the received radar beam. The speed determining element determines and outputs a speed of the patrol vehicle. The processing element is configured to receive a plurality of digital data samples derived from the first or second electronic signals, receive the speed of the patrol vehicle, process the digital data samples to determine a relative speed of at least one target vehicle in the front zone or the rear zone, and convert the relative speed of the target vehicle to an absolute speed using the speed of the patrol vehicle.Type: GrantFiled: June 21, 2022Date of Patent: July 18, 2023Assignee: Kustom Signals, Inc.Inventors: Maurice Shelton, Roger Adwell
-
Patent number: 11696161Abstract: A distributed network performance management system and method that distributes a large portion of the network performance management to wireless client devices connected to the network. Rather than rely on a central server to perform the bulk of network performance management, a distributed network performance management system offloads much of the work of service quality testing, reporting, and troubleshooting to wireless client devices that are connected to the network. It utilizes spare computing power and storage space on the wireless client devices to reduce the cloud operation costs of the system including such things as bandwidth requirements, data storage requirements, and data processing requirements.Type: GrantFiled: May 24, 2022Date of Patent: July 4, 2023Assignee: 7Signal, Inc.Inventors: Russell S. Wangler, Joseph Tennant, Nathan Cain, Veli-Pekka Ketonen
-
Publication number: 20230146445Abstract: An analog machine learning architecture uses modular analog multiplier-accumulator (AMAC) elements of fixed size to form a machine learning (ML) system with increasing feature map size. A single 3 × 3 × 64 AMAC array is arranged to provide a three layer ML architecture with first layer 3×3×64, second layer 3×3×128, and third layer 3×3×256 using arrangements of single 3×3×64 AMACs arranged in parallel, where the bias of each AMAC is separately established in a unique interval of time.Type: ApplicationFiled: October 31, 2021Publication date: May 11, 2023Applicant: Redpine Signals, Inc.Inventors: Martin KRAEMER, Ryan BOESCH, Wei XIONG
-
Patent number: 11579314Abstract: A traffic radar system comprises a first radar transceiver, a second radar transceiver, a speed determining element, and a processing element. The first radar transceiver transmits and receives radar beams and generates a first electronic signal corresponding to the received radar beam. The second radar transceiver transmits and receives radar beams and generates a second electronic signal corresponding to the received radar beam. The speed determining element determines and outputs a speed of the patrol vehicle. The processing element is configured to receive a plurality of digital data samples derived from the first or second electronic signals, receive the speed of the patrol vehicle, process the digital data samples to determine a relative speed of at least one target vehicle in the front zone or the rear zone, and convert the relative speed of the target vehicle to an absolute speed using the speed of the patrol vehicle.Type: GrantFiled: March 9, 2021Date of Patent: February 14, 2023Assignee: Kustom Signals, Inc.Inventors: Maurice Shelton, Roger Adwell
-
Patent number: 11558191Abstract: Systems and methods are provided for object identifier translation using a key pairs platform in a virtualized or cloud-based computing system. A key pair refers to a pair of identifiers held by an entity. Each key pair includes at least one anonymized object identifier. Advantageously, the key pair system protects privacy and provides anonymity for objects by not disclosing the identity of the objects or the underlying data associated with the objects.Type: GrantFiled: September 4, 2020Date of Patent: January 17, 2023Assignee: COMMERCE SIGNALS, INC.Inventors: Marc Luce, Rodney C. Cook, Thomas Noyes
-
Publication number: 20220417008Abstract: A lightweight node in a decentralized network includes stores a blockchain with a plurality of blocks. The lightweight node adds blocks to the blockchain successively. A given block having a header and a body. The header includes a data merkle root generated as a root hash of a data merkle tree with one or more leaf nodes that are one or more hashes. A given hash being a hash of a combination of (1) a public key associated with a lightweight node of the decentralized network and (2) of a validity value associated with the public key indicating whether the public key is a valid public key. The data merkle root being insufficient for restoring the data merkle tree. But with a public key and an intermediate hash the date merkle root is sufficient for at least partly verifying the public key.Type: ApplicationFiled: June 26, 2021Publication date: December 29, 2022Applicant: Redpine Signals, Inc.Inventors: Ananya SHRIVASTAVA, Mohammed SUMAIR, Joydeep Kumar DEVNATH, Suyash Kandele, Goyardhan Mattela
-
Publication number: 20220417030Abstract: An unenrolled lightweight node is on a decentralized network with a trusted node and a plurality of peers. The unenrolled lightweight node and the peers run a lightweight blockchain consensus algorithm. The unenrolled lightweight node includes (a) circuitry for storing a token that includes a signature that includes at least a signature of at least a first identifier signed with a private key of the trusted node, the first identifier being associated with a public key of the unenrolled lightweight node, and (b) circuitry for broadcasting a request for blockchain enrollment of the unenrolled lightweight node to the plurality of peers. The authentication request including at least a second identifier that is associated with at least a public key of the unenrolled lightweight node, a signature created with at least the second identifier and a corresponding private key of the unenrolled lightweight node, and the token.Type: ApplicationFiled: June 26, 2021Publication date: December 29, 2022Applicant: Redpine Signals, Inc.Inventors: Ananya SHRIVASTAVA, Mohammed SUMAIR, Joydeep Kumar DEVNATH, Suyash Kandele, Govardhan Mattela
-
Power Saving Floating Point Multiplier-Accumulator With a High Precision Accumulation Detection Mode
Publication number: 20220405053Abstract: A floating point multiplier-accumulator (MAC) multiplies and accumulates N pairs of floating point values using N MAC processors operating simultaneously, each pair of values comprising an input value and a coefficient value to be multiplied and accumulated. The pairs of floating point values are simultaneously processed by the plurality of MAC processors, each of which output a signed integer form fraction with a first bitwidth and a second bitwith, along with a maximum exponent. The first bitwidth signed integer form fractions are summed by an adder tree using the first bitwidth to form a first sum, and when an excess leading 0 condition is detected, a second adder tree operative on the second bitwidth integer form fractions forms a second sum. The first sum or second sum, along with the maximum exponent, is converted into floating point result.Type: ApplicationFiled: June 21, 2021Publication date: December 22, 2022Applicant: Redpine Signals, Inc.Inventor: Dylan FINCH -
Publication number: 20220405052Abstract: A process for a floating point multiplier-accumulator (MAC) is operative on N pairs of floating point values using N MAC processes operating concurrently, each MAC process operating on a pair of values comprising an input value and a coefficient value. Each MAC process simultaneously generates an integer form fraction accompanied by a sign bit and an exponent difference computed by subtracting an exponent sum from a maximum exponent sum of all exponent sums. A range estimating process determines a possible range of values from the exponent differences and determines an adder precision. A summing process adds all of the integer form fractions using the determined adder precision, and converts the sum to a floating point value using the maximum exponent sum, sign bit of the summed integer form fractions, and optionally performs a 2's complement of the summed integer form fraction if the sign bit is negative.Type: ApplicationFiled: June 21, 2021Publication date: December 22, 2022Applicant: Redpine Signals, Inc.Inventor: Dylan FINCH
-
Publication number: 20220405054Abstract: A process for a floating point multiplier-accumulator (MAC) is operative on N pairs of floating point values using N MAC processes operating concurrently, each MAC process operating on a pair of values comprising an input value and a coefficient value. Each MAC process simultaneously generates: an integer form fraction at a first bitwidth and a second bitwidth greater than the first bitwidth, a sign bit, and an exponent difference computed by subtracting an exponent sum from a maximum exponent sum of all exponent sums. The integer form fractions of the first bitwidths are provided to an adder tree using the first bitwidth, and if the sum has an excess percentage of leading 0s, then the second bitwidth is used by an adder tree using the second bitwidth to form a great precision integer form fraction. The sign, integer form fraction, and maximum exponent are provided to an normalizer which generates a floating point result.Type: ApplicationFiled: June 21, 2021Publication date: December 22, 2022Applicant: Redpine Signals, Inc.Inventor: Dylan FINCH
-
Publication number: 20220405051Abstract: A floating point multiplier-accumulator (MAC) multiplies and accumulates N pairs of floating point values using N MAC processors operating simultaneously, each pair of values comprising an input value and a coefficient value to be multiplied and accumulated. The pairs of floating point values are simultaneously processed by the plurality of MAC processors, each of which outputs a signed integer form fraction and a maximum exponent. A range estimator forms a possible range of values from the exponent differences and determines an adder precision. The integer form fractions are summed using the adder precision, a sign bit is extracted, and a floating point value is output. Each MAC processor provides its integer form fraction with a precision determined by the MAC processor's exponent difference.Type: ApplicationFiled: June 21, 2021Publication date: December 22, 2022Applicant: Redpine Signals, Inc.Inventor: Dylan FINCH
-
Publication number: 20220385566Abstract: A node mesh contains an originating node coupled to one or more nodes, each node having an communications interface input and a communications interface output. Each node has a route table with an association between a header amplitude and an output interface, such that a header having a particular amplitude causes the input node which received the message to couple the message to an associated communications interface output of the node. When the originating node outputs a message with a header amplitude, each node of the node mesh in turn directs the message to an output interface as directed by the node local route table to a terminating node of the node mesh, where the terminating node may be a training processor or inference processor for machine learning applications.Type: ApplicationFiled: May 29, 2021Publication date: December 1, 2022Applicant: Redpine Signals, Inc.Inventors: Robert WISER, Venkat MATTELA, Wei XIONG
-
Publication number: 20220382516Abstract: An architecture for a chopper stabilized multiplier-accumulator (MAC) uses a chop clock and common Unit Element (UE), the MAC formed as a plurality of MAC UEs receiving X and W values and a sign bit exclusive ORed with the chop clock, a plurality of Bias UEs receiving E value and a sign bit exclusive ORed with the chop clock, and a plurality of Analog to Digital Conversion (ADC) UEs which collectively perform a scalable MAC operation and generate a binary result. Each MAC UE, BIAS UE and ADC UE comprises groups of NAND gates with complementary outputs arranged in NAND-groups, each NAND gate coupled to a differential charge transfer bus through a binary weighted charge transfer capacitor. The analog charge transfer bus is coupled to groups of ADC UEs with an ADC controller which enables and disables the ADC UEs using successive approximation to determine the accumulated multiplication result.Type: ApplicationFiled: May 31, 2021Publication date: December 1, 2022Applicant: Redpine Signals, Inc.Inventors: Martin KRAEMER, Ryan BOESCH, Wei XIONG
-
Publication number: 20220382515Abstract: A Unit Element (UE) has a digital X input and a digital W input, and comprises groups of NAND gates generating complementary outputs which are coupled to a differential charge transfer bus comprising a positive charge transfer line and a negative charge transfer line. The number of bits in the X input determines the number of NAND gates in a NAND-group and the number of bits in the W input determines the number of NAND groups. Each NAND-group receives one bit of the W input applied to all of the NAND gates of the NAND-group, and each unit element having the bits of X applied to each associated NAND gate input of each unit element. The NAND gate outputs are coupled through binary weighted charge transfer capacitors to a positive charge transfer line and negative charge transfer line.Type: ApplicationFiled: May 31, 2021Publication date: December 1, 2022Applicant: Redpine Signals, Inc.Inventors: Martin KRAEMER, Ryan BOESCH, Wei XIONG
-
Publication number: 20220385301Abstract: An architecture for a multiplier-accumulator (MAC) uses a common Unit Element (UE) for each aspect of operation, the MAC formed as a plurality of MAC UEs, a plurality of Bias UEs, and a plurality of Analog to Digital Conversion (ADC) UEs which collectively perform a scalable MAC operation and generate a binary result. Each MAC UE, BIAS UE and ADC UE comprises groups of NAND gates with complementary outputs arranged in NAND-groups, each NAND gate coupled to a differential charge transfer bus through a binary weighted charge transfer capacitor to form an analog multiplication product as a charge applied to the differential charge transfer bus. The analog charge transfer bus is coupled to groups of ADC UEs with an ADC controller which enables and disables the ADC UEs using successive approximation to determine the accumulated multiplication result.Type: ApplicationFiled: May 30, 2021Publication date: December 1, 2022Applicant: Redpine Signals, Inc.Inventors: Martin KRAEMER, Ryan BOESCH, Wei XIONG
-
Publication number: 20220385293Abstract: A Bias Unit Element (UE) has a digital input and sign input, and comprises a positive Bias UE and a negative Bias UE, each comprising groups of NAND gates generating an output and a complementary output, each of which are coupled to differential charge transfer lines through binary weighted charge transfer capacitors to a differential charge transfer bus comprising a positive charge transfer line and a negative charge transfer line. The sign input enables the positive Bias UE when the sign bit is positive and enables the negative Bias UE when the sign bit is negative.Type: ApplicationFiled: May 31, 2021Publication date: December 1, 2022Applicant: Redpine Signals, Inc.Inventors: Martin KRAEMER, Ryan BOESCH, Wei XIONG