Patents Assigned to SILICONARTS, INC.
-
Publication number: 20230169713Abstract: There is provided a multichip ray tracing device. The multichip ray tracing device includes a plurality of memory units; an acceleration structure division processing unit that divides an acceleration structure (AS) into a plurality of divided acceleration structures and stores each of the plurality of divided acceleration structures in a corresponding memory unit among the plurality of memory units; and a plurality of ray tracing core units connected to the plurality of memory units. Each of the plurality of ray tracing core units performs an internal ray tracing (Internal RT) operation for a corresponding divided acceleration structure and transmits corresponding ray information to a corresponding ray tracing core unit to perform an external ray tracing (External RT) operation when attempting to access a data node that is not in the corresponding divided acceleration structure in the process of the internal ray tracing operation.Type: ApplicationFiled: November 28, 2022Publication date: June 1, 2023Applicant: Siliconarts, INC.Inventors: Hyung Min YOON, Byoung Ok LEE, Hyuck Joo KWON
-
Patent number: 10902666Abstract: Disclosed is a buffering method in a portable ray tracing system. The buffering method includes: receiving a dynamic acceleration structure from the portable ray tracing apparatus during the process for performing a graphics process; packaging a dynamic object updated by the user terminal with the dynamic acceleration structure and sequentially storing the packaged dynamic object into a buffer area formed in a system memory of the user terminal; when disconnection of the physical connection is detected, performing ray tracing using a graphics processor of the user terminal by loading packaging data from the buffer area and determining a recovery point.Type: GrantFiled: May 31, 2019Date of Patent: January 26, 2021Assignee: SILICONARTS, INC.Inventor: Hyung Min Yoon
-
Patent number: 10846909Abstract: Disclosed is a portable ray tracing apparatus. The apparatus includes: a physical connection unit providing a physical connection to a connection port of a user terminal; a graphic data area detecting unit detecting a graphic data area which is allocated to a system memory of the user terminal if the physical connection is provided and which employs an acceleration structure for graphics processes agreed upon in advance; and a graphic processor operating unit synchronizing the graphic data area with an internal memory and operating a graphic processor of the user terminal. Therefore, the present invention performs ray tracing by being physically connected to a computing device and thereby shares graphics processing.Type: GrantFiled: May 31, 2019Date of Patent: November 24, 2020Assignee: SILICONARTS, INC.Inventor: Hyung Min Yoon
-
Patent number: 10846908Abstract: Disclosed is a graphics processing apparatus based on hybrid GPU architecture. The graphics processing apparatus includes: an acceleration structure generation unit generating an acceleration structure based on geometry data related to a 3D scene; a ray tracing unit performing ray tracing based on the acceleration structure; and a rasterization unit including a sharing interface for shader-sharing with the ray tracing unit and performing rasterization rendering by sharing shading information generated from a result of the ray tracing.Type: GrantFiled: May 31, 2019Date of Patent: November 24, 2020Assignee: SILICONARTS, INC.Inventor: Hyung Min Yoon
-
Publication number: 20200327712Abstract: Disclosed is a graphics processing apparatus based on hybrid GPU architecture. The graphics processing apparatus includes: an acceleration structure generation unit generating an acceleration structure based on geometry data related to a 3D scene; a ray tracing unit performing ray tracing based on the acceleration structure; and a rasterization unit including a sharing interface for shader-sharing with the ray tracing unit and performing rasterization rendering by sharing shading information generated from a result of the ray tracing.Type: ApplicationFiled: May 31, 2019Publication date: October 15, 2020Applicant: SILICONARTS, INC.Inventor: Hyung Min YOON
-
Publication number: 20200327716Abstract: Disclosed is a portable ray tracing apparatus. The apparatus includes: a physical connection unit providing a physical connection to a connection port of a user terminal; a graphic data area detecting unit detecting a graphic data area which is allocated to a system memory of the user terminal if the physical connection is provided and which employs an acceleration structure for graphics processes agreed upon in advance; and a graphic processor operating unit synchronizing the graphic data area with an internal memory and operating a graphic processor of the user terminal. Therefore, the present invention performs ray tracing by being physically connected to a computing device and thereby shares graphics processing.Type: ApplicationFiled: May 31, 2019Publication date: October 15, 2020Applicant: SILICONARTS, INC.Inventor: Hyung Min YOON
-
Publication number: 20200327717Abstract: Disclosed is a buffering method in a portable ray tracing system. The buffering method includes: receiving a dynamic acceleration structure from the portable ray tracing apparatus during the process for performing a graphics process; packaging a dynamic object updated by the user terminal with the dynamic acceleration structure and sequentially storing the packaged dynamic object into a buffer area formed in a system memory of the user terminal; when disconnection of the physical connection is detected, performing ray tracing using a graphics processor of the user terminal by loading packaging data from the buffer area and determining a recovery point.Type: ApplicationFiled: May 31, 2019Publication date: October 15, 2020Applicant: SILICONARTS, INC.Inventor: Hyung Min YOON
-
Patent number: 10769750Abstract: Disclosed is a ray tracing device using MIMD based T&I scheduling, including: a ray receiving unit receiving a ray generated with respect to a specific frame according to a frame progress order and storing the received ray in a ray buffer; a ray scheduling unit allocating a ray provided by the ray buffer to one of a plurality of T&I pipelines, each of which including an input and output buffers; a traversal/intersection test performing unit performing a traversal/intersection test on an allocated ray in a parallel fashion by using each of the plurality of T&I pipelines and determining a triangle intersecting the allocated ray; and a test result ordering unit receiving information about the triangle from the plurality of T&I pipelines as a test result, storing the received test result in a test buffer, and re-arranging the received test result according to a frame progress order.Type: GrantFiled: May 31, 2019Date of Patent: September 8, 2020Assignee: SILICONARTS, INC.Inventor: Hyung Min Yoon
-
Patent number: 9965889Abstract: A ray tracing core includes a ray generation unit and a plurality of T&I (Traversal & Intersection) units with MIMD (Multiple Instruction stream Multiple Data stream) architecture. The ray generation unit generates at least one eye ray based on an eye ray generation information. The eye ray generation information includes a screen coordinate value. Each of the plurality of T&I units receives the at least one eye ray and checks whether there exists a triangle intersected with the received at least one eye ray. The triangle configures a space.Type: GrantFiled: March 23, 2016Date of Patent: May 8, 2018Assignees: SILICONARTS, INC., INDUSTRY-ACADEMIA COOPERATION FOUNDATION OF SEJONG UNIVERSITYInventors: Jin Suk Hur, Woo Chan Park
-
Publication number: 20160203633Abstract: A ray tracing core includes a ray generation unit and a plurality of T&I (Traversal & Intersection) units with MIMD (Multiple Instruction stream Multiple Data stream) architecture. The ray generation unit generates at least one eye ray based on an eye ray generation information. The eye ray generation information includes a screen coordinate value. Each of the plurality of T&I units receives the at least one eye ray and checks whether there exists a triangle intersected with the received at least one eye ray. The triangle configures a space.Type: ApplicationFiled: March 23, 2016Publication date: July 14, 2016Applicants: SILICONARTS, INC., INDUSTRY-ACADEMIA COOPERATION FOUNDATION OF SEJONG UNIVERSITYInventors: Jin Suk HUR, Woo Chan PARK
-
Patent number: 9311739Abstract: A ray tracing core comprising a ray generation unit and a plurality of T&I (Traversal & Intersection) units with MIMD (Multiple Instruction stream Multiple Data stream) architecture is disclosed. The ray generation unit generates at least one eye ray based on an eye ray generation information. The eye ray generation information includes a screen coordinate value. Each of the plurality of T&I units receives the at least one eye ray and checks whether there exists a triangle intersected with the received at least one eye ray. The triangle configures a space.Type: GrantFiled: May 19, 2010Date of Patent: April 12, 2016Assignees: SILICONARTS, INC., INDUSTRY-ACADEMIA COOPERATION FOUNDATION OF SEJONG UNIVERSITYInventors: Jin Suk Hur, Woo Chan Park
-
Patent number: 9241212Abstract: The ray tracing apparatus for three-dimensional (3D) graphics includes a Central Processing Unit (CPU) for constructing a first Acceleration Structure (AS) for a static object, and creating a second dynamic object by performing a Level Of Detail (LOD) operation on the first dynamic object and a ray tracing core for performing ray tracing based on the first AS and a second AS for the second dynamic object. The CPU or the ray tracing core constructs the second AS for the second dynamic object.Type: GrantFiled: May 19, 2010Date of Patent: January 19, 2016Assignees: SILICONARTS, INC., Industry-Academia Cooperation Foundation of Sejong UniversityInventors: Jin Suk Hur, Woo Chan Park
-
Publication number: 20120075300Abstract: The ray tracing apparatus for three-dimensional (3D) graphics includes a Central Processing Unit (CPU) for constructing a first Acceleration Structure (AS) for a static object, and creating a second dynamic object by performing a Level Of Detail (LOD) operation on the first dynamic object and a ray tracing core for performing ray tracing based on the first AS and a second AS for the second dynamic object. The CPU or the ray tracing core constructs the second AS for the second dynamic object.Type: ApplicationFiled: May 19, 2010Publication date: March 29, 2012Applicant: SILICONARTS, INC.Inventors: Jin Suk Hur, Woo Chan Park
-
Publication number: 20120069023Abstract: A ray tracing core comprising a ray generation unit and a plurality of T&I (Traversal & Intersection) units with MIMD (Multiple Instruction stream Multiple Data stream) architecture is disclosed. The ray generation unit generates at least one eye ray based on an eye ray generation information. The eye ray generation information includes a screen coordinate value. Each of the plurality of T&I units receives the at least one eye ray and checks whether there exists a triangle intersected with the received at least one eye ray. The triangle configures a space.Type: ApplicationFiled: May 19, 2010Publication date: March 22, 2012Applicant: SILICONARTS, INC.Inventors: Jin Suk Hur, Woo Chan Park