Patents Assigned to SMSC Holdings SARL
-
Patent number: 9723314Abstract: A system, circuit and method are provided herein for reducing perceived flicker in video images transmitted using compression and bit rate control. According to one embodiment of the method, a parameter used in the video compression scheme is stored. The parameter stored is one that is subject to adjustment during normal operation of the video compression scheme. Compressed video frame data issued by a compression encoder is used to test for a still-picture condition. When a still-picture condition is detected, the value of the parameter used by the video compression scheme is fixed to the stored value for the duration of the still-picture condition. An embodiment of the system includes an encoder, buffer, bit rate controller, and flicker reduction circuit. An embodiment of the flicker reduction circuit includes a still-picture detection circuit operably coupled to a compressed data path beginning at the output of the encoder.Type: GrantFiled: February 29, 2012Date of Patent: August 1, 2017Assignee: SMSC Holdings SARLInventors: Santosh Shetty, Shih-chung Chao
-
Publication number: 20130318205Abstract: An emulation device is used to stream media content from a digital media server to a digital media renderer. The emulation system receives a pulse code modulation data stream from the digital media server via a network interface, and stores the data in a buffer. The emulation system is attachable to the digital media renderer, and is recognized as a storage device containing an emulated media file. When the digital media renderer plays the emulated media file, the emulation device reads the PCM data from the buffer to use as sound or video data of the emulated media file.Type: ApplicationFiled: May 25, 2012Publication date: November 28, 2013Applicant: SMSC HOLDINGS SARL.Inventors: Vadivelu N, Satishkumar Ramaraj, Hari Bojan
-
Publication number: 20130297829Abstract: The present disclosure provides an improved point-to-point serial peripheral interface, a system comprising an improved point-to-point serial peripheral interface, and a method for use in a system comprising an improved point-to-point serial peripheral interface. A master comprises a SPI initiating port. Each slave comprises at least one SPI receiving port and at least one SPI forwarding port. The master provides a set of SPI signals to the SPI receiving port of the first slave in the chain, and the entire SPI signals are forwarded via the SPI forwarding port of each of the slaves until the SPI transaction reaches a target slave, which is identified by an in-band device addressing mechanism.Type: ApplicationFiled: May 2, 2012Publication date: November 7, 2013Applicant: SMSC Holdings Sarl.Inventors: Alan Berenbaum, Eileen Marando, Richard Wahler
-
Publication number: 20130223515Abstract: A system, circuit and method are provided herein for reducing perceived flicker in video images transmitted using compression and bit rate control. According to one embodiment of the method, a parameter used in the video compression scheme is stored. The parameter stored is one that is subject to adjustment during normal operation of the video compression scheme. Compressed video frame data issued by a compression encoder is used to test for a still-picture condition. When a still-picture condition is detected, the value of the parameter used by the video compression scheme is fixed to the stored value for the duration of the still-picture condition. An embodiment of the system includes an encoder, buffer, bit rate controller, and flicker reduction circuit. An embodiment of the flicker reduction circuit includes a still-picture detection circuit operably coupled to a compressed data path beginning at the output of the encoder.Type: ApplicationFiled: February 29, 2012Publication date: August 29, 2013Applicant: SMSC HOLDINGS SARLInventors: Santosh Shetty, Shih-chung Chao
-
Patent number: 7711078Abstract: Systems and methods related to digital frequency locked looping to synchronize frequencies between the local signal from a local oscillator and a reference clock signal from a remote oscillator. A reference counter increments its count for every pulse in the reference clock signal. The value in the reference counter is compared to a configurable reference value. Whenever a match between the reference counter value and the reference value occurs, a hit signal is generated and the reference counter value is reinitialized. Concurrent with the above, a feedback counter increments for every pulse from the local signal. When the hit signal is generated, the value in the feedback counter is compared to a configurable feedback value (by subtraction) to generate a difference value. The difference value is then converted to a frequency adjust signal for use in either increasing or decreasing the frequency of the local oscillator. The hit signal also reinitializes the feedback counter.Type: GrantFiled: June 1, 2007Date of Patent: May 4, 2010Assignee: SMSC Holdings SARLInventors: Jean-Paul DeCruyenaere, Ralph Mason, Anita Netherton