Patents Assigned to Solid Data Systems, Inc
  • Patent number: 6374389
    Abstract: Disclosed is a solid state disk emulator system for significantly improving access time, i.e., improving both the seek time and the rotational latency. An error correction process is incorporated in the disk emulator which corrects single bit hard memory errors using only a single parity bit. The error correction process corrects single bit hard errors in a stored digital data word of “n” bits according to the following steps. The process generates a parity bit for the n-bit word according to a predetermined algorithm prior to storing the word. The process then stores the digital data word in a selected storage location and also stores the parity bit. The process retrieves the stored n-bit word from the selected storage location. The process also retrieves the stored parity bit for the n-bit word. Then, the process generates a new parity bit for the retrieved word according to the predetermined algorithm. The new parity bit is compared with the retrieved parity bit.
    Type: Grant
    Filed: June 7, 1995
    Date of Patent: April 16, 2002
    Assignee: Solid Data Systems, Inc
    Inventors: George B. Tuma, Wade B. Tuma, Robert E. Warne