Abstract: A system and method for efficiently implementing a double data rate memory architecture comprises a memory device that includes a memory core with low-footprint memory cells that are configured into even cell rows and odd cell rows. The memory device sequentially performs data transfer operations using the even cell rows and the odd cells rows. The sequential data transfer operations using the even cell rows may be synchronized to a first edge of a periodic clock pulse from a memory clock, and the sequential data transfer operations using the odd cell rows may be synchronized to a second edge of the periodic clock pulse from the memory clock to thereby implement the double data rate memory architecture.
Type:
Grant
Filed:
December 5, 2000
Date of Patent:
March 12, 2002
Assignee:
Sonicblue, Incorporated
Inventors:
Saleh M. Abdel-Hafeez, Sarathy P. Sribhashyam