Abstract: To provide a transaction processing environment with security and low latency, an FPGA based data and currency exchange includes a multi-party trusted data and currency broker processing system. Participants can fund accounts on the exchange and define business rules that govern the distribution of currency and data to other participants. The business rules are encoded onto hardware and transaction information is processed using the hardware.
Type:
Application
Filed:
October 5, 2015
Publication date:
August 31, 2017
Applicant:
SRC LABS, LLC
Inventors:
Todd Rooke, Grant Wood, Joe B. Rogness, Jr., Joel Knighton, Timothy P. Wilkinson
Abstract: A system and method for retaining dynamic random access memory (DRAM) data when reprogramming reconfigurable devices with DRAM memory controllers such as field programmable gate arrays (FPGAs). The DRAM memory controller is utilized in concert with a data maintenance block collocated with the DRAM memory and coupled to an I2C interface of the reconfigurable device, wherein the FPGA drives the majority of the DRAM input/output (I/O) and the data maintenance block drives the self-refresh command inputs. Even though the FPGA reconfigures and the majority of the DRAM inputs are tri-stated, the data maintenance block provides stable input levels on the self-refresh command inputs.
Abstract: A system and method for retaining dynamic random access memory (DRAM) data when reprogramming reconfigurable devices with DRAM memory controllers such as field programmable gate arrays (FPGAs). The DRAM memory controller is utilized in concert with a data maintenance block collocated with the DRAM memory and coupled to an I2C interface of the reconfigurable device, wherein the FPGA drives the majority of the DRAM input/output (I/O) and the data maintenance block drives the self-refresh command inputs. Even though the FPGA reconfigures and the majority of the DRAM inputs are tri-stated, the data maintenance block provides stable input levels on the self-refresh command inputs.